

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開平11-281697

(43) 公開日 平成11年(1999)10月15日

(51) Int.Cl.⁶

識別記号

F I

G 0 1 R 31/00
29/00
H 0 4 B 3/04
7/005

G 0 1 R 31/00
29/00
H 0 4 B 3/04
7/005

G
C

審査請求 有 請求項の数 5 F D (全 15 頁)

(21) 出願番号 特願平10-103488

(22) 出願日 平成10年(1998) 3 月30日

(71) 出願人 000000572

アンリツ株式会社

東京都港区南麻布5丁目10番27号

(72) 発明者 後藤 剛秀

東京都港区南麻布五丁目10番27号 アンリ
ツ株式会社内

(72) 発明者 藤井 誠

東京都港区南麻布五丁目10番27号 アンリ
ツ株式会社内

(72) 発明者 板原 弘

東京都港区南麻布五丁目10番27号 アンリ
ツ株式会社内


(74) 代理人 弁理士 早川 誠志

(54) 【発明の名称】 フェージングシミュレータ

(57) 【要約】

【課題】 フェージングを変化させるときの信号瞬断がなく、正確に遅延された信号を出力できるようにする。

【解決手段】 A/D変換器31によってデジタル信号に変換した所定信号をメモリ36にアドレス順に記憶し、これを順次読み出すとともに、書込アドレスに対する読出アドレスの差を可変して信号の遅延時間を可変する。また、DSPによる雑音発生器41から出力された雑音信号をオーバーサンプリング処理してからD/A変換してアナログ信号に変換し、この信号から低域通過フィルタ45によってイメージ成分を除去して直交変調器47へ入力して、遅延回路35から出力された信号に対してフェージング変動とドップラシフトを与え、D/A変換器43に対するクロック周波数を可変して雑音信号の帯域を可変してフェージング変動量とドップラシフト量を変動させる。



【特許請求の範囲】

【請求項1】入力された所定信号に対して遅延処理を行う遅延回路と、前記遅延回路の出力を受けてフェージング変動を付加するフェージング付加回路と、前記フェージング付加回路の出力を減衰処理する減衰回路とを有し、これらの各処理を行った信号を伝搬特性が変化する伝搬路を伝搬した模擬伝搬信号として出力するフェージングシミュレータにおいて、
 前記所定信号をディジタル信号に変換するA/D変換器(31)を有し、
 前記遅延回路が、
 書込アドレスと読出アドレスとを独立に指定できるメモリ(36)と、
 前記メモリに対する書込アドレスを所定順に指定して、前記A/D変換器から出力されたディジタル信号を前記メモリに記憶させる書込手段(37)と、
 前記メモリに対する読出アドレスを順次指定して前記メモリに記憶されたディジタル信号を読み出し前記フェージング付加回路へ送出する読出手段(38)と、
 前記読出手段が前記メモリに指定する読出アドレスを可変制御して、前記メモリに記憶されたディジタル信号が読み出されるまでの遅延時間を任意に可変する制御手段(60)とを備えたことを特徴とするフェージングシミュレータ。
 【請求項2】入力された所定信号に対して遅延処理を行う遅延回路と、前記遅延回路の出力を受けてフェージング変動を付加するフェージング付加回路と、前記フェージング付加回路の出力を減衰処理する減衰回路とを有し、これらの各処理を行った信号を伝搬特性が変化する伝搬路を伝搬した模擬伝搬信号として出力するフェージングシミュレータにおいて、
 前記フェージング付加回路が、
 デジタルの雑音信号を発生する雑音発生器(41)と、
 前記雑音信号をオーバーサンプリング処理して、雑音信号のイメージ成分を高域側へシフトするオーバーサンプリング手段(42)と、
 クロック信号を出力する周波数可変のクロック発生器(44)と、
 前記オーバーサンプリング処理された雑音信号を前記クロック発生器からのクロック信号に同期してアナログ信号に変換するD/A変換器(43)と、
 前記D/A変換器によってアナログ信号に変換された雑音信号から前記イメージ成分を除去する低域通過フィルタ(45)と、
 前記低域通過フィルタの出力信号によって前記遅延回路の出力信号を変調して、フェージング変動とドップラシフトを与える変調器(47)と、
 前記クロック発生器のクロック周波数を可変制御して、前記遅延回路の出力信号に対するフェージング変動量と

ドップラシフト量を任意に可変する制御手段(60)とを備えたことを特徴とするフェージングシミュレータ。

【請求項3】前記減衰回路は、前記オーバーサンプリング手段の出力信号に対して減衰処理を行なうことによって、前記遅延回路の出力信号に間接的に減衰を与えることを特徴とする請求項2記載のフェージングシミュレータ。

【請求項4】入力された所定信号に対して遅延処理を行う遅延回路と、前記遅延回路の出力を受けてフェージング変動を付加するフェージング付加回路と、前記フェージング付加回路の出力を減衰処理する減衰回路とを有し、これらの各処理を行った信号を伝搬特性が変化する伝搬路を伝搬した模擬伝搬信号として出力するフェージングシミュレータにおいて、

前記フェージング付加回路が、
 デジタルの雑音信号を発生する雑音発生器(41)と、

クロック信号を出力する周波数可変のクロック発生器(44)と、

前記クロック発生器からのクロック信号に同期して前記雑音信号をアナログ信号に変換するD/A変換器(43)と、

前記クロック発生器からのクロック信号の周波数に応じて高域遮断周波数が変化し、前記D/A変換器から出力された雑音信号に含まれるイメージ成分を除去する帯域可変フィルタ(71)と、

前記帯域可変フィルタの出力信号によって前記遅延回路の出力信号を変調して、フェージング変動とドップラシフトを与える変調器(47)と、

前記クロック発生器のクロック周波数を可変制御して、前記遅延回路の出力信号に対するフェージング変動量とドップラシフト量を任意に可変する制御手段(60)とを備えたことを特徴とするフェージングシミュレータ。

【請求項5】前記減衰回路が、前記雑音発生器から出力された雑音信号に対して減衰処理を行なうことによって、前記遅延回路の出力信号に間接的に減衰を与えることを特徴とする請求項4記載のフェージングシミュレータ。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明は、所定信号に対して遅延処理、フェージング付加処理および減衰処理を行い、これらの処理を行なった信号を、伝搬特性が変化する伝搬路を伝搬した模擬伝搬信号として出力するフェージングシミュレータにおいて、遅延特性やフェージング特性を変化させる際に、信号の瞬断を発生させないようにするための技術に関する。

【0002】

【従来の技術】電波によって通信を行なうシステムでは、数々の伝搬路を想定して、端末機、基地局あるいは

それらを試験するための試験機器等の無線機器の動作をチェックする必要がある。

【0003】特に、移動局の場合、伝搬路の伝搬特性が時間とともに大きく変動する。この伝搬特性の変動の要素は、マルチパスの伝搬時間差、フェージング変動、ドップラシフト変動および遮蔽物等による減衰変動であり、無線機器の動作をチェックするためには、所定信号に遅延処理、フェージング付加処理および減衰処理を行い、これらの処理を行なった信号を、模擬伝搬信号として無線機器に与える必要がある。

【0004】図6は、このような目的で一般的に用いられているマルチパス型のフェージングシミュレータ10の構成を示している。

【0005】このフェージングシミュレータ10は、信号発生器1から出力された所定信号（通信に使用される安定なアナログの信号）を入力端子10aを介して受け、これを分岐して、2つの伝搬路模擬回路11、12に入力する。

【0006】伝搬路模擬回路11、12は、所定信号を遅延する遅延回路13、遅延回路13から出力された信号にフェージング変動とドップラシフトを与えるフェージング付加回路17、フェージング付加回路17から出力された信号に減衰を与える減衰回路21によって構成されている。

【0007】遅延回路13は、入力信号をデジタル信号に変換するA/D変換器14と、A/D変換器14の出力を受け一定の遅延を発生させるシフトレジスタ15と、シフトレジスタ15からの出力をアナログ信号に変換するD/A変換器16とによって構成されており、図示しない制御部からの制御信号によってシフトレジスタ15の段数を可変させることにより所定信号に対する遅延時間を変化させる。

【0008】フェージング付加回路17は、雑音発生器18、D/A変換器19および直交変調器20によって構成されており、雑音発生器18から出力されるデジタルの白色雑音信号をD/A変換器19によってアナログの雑音信号に変換して直交変調器20に出力する。

【0009】直交変調器20は、D/A変換器19から出力された雑音信号によって、所定信号の振幅および位相を変調してフェージング変動およびドップラシフトを施す。

【0010】このフェージング付加回路17は、制御部からの制御信号によって雑音発生器18のプログラムを変更することにより、所定信号に対するフェージング変動量やドップラシフト量を変化させる。

【0011】また、減衰回路21は、制御部からの制御信号によってフェージング付加回路17から出力された信号に対する減衰量を変化させる。

【0012】このように構成された2つの伝搬路模擬回路11、12の出力は、あたかも同一送信機から放射さ

れ2つの異なる伝搬路を経た電波と同等であり、その両出力を合成回路22によって合成した合成信号を出力端子10bから評価対象の無線機器2に入力することによって、無線機器2の動作を実際の使用状態でチェックすることができる。

【0013】

【発明が解決しようとする課題】しかしながら、前記した従来のフェージングシミュレータでは、フェージング変動量等を変更するたびに雑音発生器のプログラムを変更しなければならず、プログラム変更の間に信号の瞬断が発生してしまう。

【0014】また、前記した遅延回路のようにシフトレジスタの段数を変えて遅延時間を可変する方法では、遅延時間変更のためにシフトレジスタの段数を変更しても直ちに意図した遅延信号が出力されないことがあり、無線機器の動作チェックに支障がある。

【0015】本発明は、これらの問題を解決したフェージングシミュレータを提供することを目的としている。

【0016】

【課題を解決するための手段】前記目的を達成するために、本発明の請求項1のフェージングシミュレータは、入力された所定信号に対して遅延処理を行う遅延回路と、前記遅延回路の出力を受けてフェージング変動を付加するフェージング付加回路と、前記フェージング付加回路の出力を減衰処理する減衰回路とを有し、これらの各処理を行った信号を伝搬特性が変化する伝搬路を伝搬した模擬伝搬信号として出力するフェージングシミュレータにおいて、前記所定信号をデジタル信号に変換するA/D変換器（31）を有し、前記遅延回路が、書込アドレスと読出アドレスとを独立に指定できるメモリ（36）と、前記メモリに対する書込アドレスを所定順に指定して、前記A/D変換器から出力されたデジタル信号を前記メモリに記憶させる書込手段（37）と、前記メモリに対する読出アドレスを順次指定して前記メモリに記憶されたデジタル信号を読み出し前記フェージング付加回路へ送出する読出手段（38）と、前記読出手段が前記メモリに指定する読出アドレスを可変制御して、前記メモリに記憶されたデジタル信号が読み出されるまでの遅延時間を任意に可変する制御手段（60）とを備えている。

【0017】また、本発明の請求項2のフェージングシミュレータは、入力された所定信号に対して遅延処理を行う遅延回路と、前記遅延回路の出力を受けてフェージング変動を付加するフェージング付加回路と、前記フェージング付加回路の出力を減衰処理する減衰回路とを有し、これらの各処理を行った信号を伝搬特性が変化する伝搬路を伝搬した模擬伝搬信号として出力するフェージングシミュレータにおいて、前記フェージング付加回路が、デジタルの雑音信号を発生する雑音発生器（41）と、前記雑音信号をオーバーサンプリング処理して、

雑音信号のイメージ成分を高域側へシフトするオーバーサンプリング手段(42)と、クロック信号を出力する周波数可変のクロック発生器(44)と、前記オーバーサンプリング処理された雑音信号を前記クロック発生器からのクロック信号に同期してアナログ信号に変換するD/A変換器(43)と、前記D/A変換器によってアナログ信号に変換された雑音信号から前記イメージ成分を除去する低域通過フィルタ(45)と、前記低域通過フィルタの出力信号によって前記遅延回路の出力信号を変調して、フェージング変動とドップラシフトを与える変調器(47)と、前記クロック発生器のクロック周波数を可変制御して、前記遅延回路の出力信号に対するフェージング変動量とドップラシフト量を任意に可変する制御手段(60)とを備えている。

【0018】また、本発明の請求項3のフェージングシミュレータは、請求項2記載のフェージングシミュレータにおいて、前記減衰回路は、前記オーバーサンプリング手段の出力信号に対して減衰処理を行なうことによって、前記遅延回路の出力信号に間接的に減衰を与えることを特徴とする。

【0019】また、本発明の請求項4のフェージングシミュレータは、入力された所定信号に対して遅延処理を行う遅延回路と、前記遅延回路の出力を受けてフェージング変動を付加するフェージング付加回路と、前記フェージング付加回路の出力を減衰処理する減衰回路とを有し、これらの各処理を行った信号を伝搬特性が変化する伝搬路を伝搬した模擬伝搬信号として出力するフェージングシミュレータにおいて、前記フェージング付加回路が、デジタルの雑音信号を発生する雑音発生器(41)と、クロック信号を出力する周波数可変のクロック発生器(44)と、前記クロック発生器からのクロック信号に同期して前記雑音信号をアナログ信号に変換するD/A変換器(43)と、前記クロック発生器からのクロック信号の周波数に応じて高域遮断周波数に変化し、前記D/A変換器から出力された雑音信号に含まれるイメージ成分を除去する帯域可変フィルタ(71)と、前記帯域可変フィルタの出力信号によって前記遅延回路の出力信号を変調して、フェージング変動とドップラシフトを与える変調器(47)と、前記クロック発生器のクロック周波数を可変制御して、前記遅延回路の出力信号に対するフェージング変動量とドップラシフト量を任意に可変する制御手段(60)とを備えている。

【0020】また、本発明の請求項5のフェージングシミュレータは、請求項4記載のフェージングシミュレータにおいて、前記減衰回路が、前記雑音発生器から出力された雑音信号に対して減衰処理を行なうことによって、前記遅延回路の出力信号に間接的に減衰を与えることを特徴とする。

【0021】

【発明の実施の形態】以下、図面に基いて本発明の一

実施形態を説明する。図1は、本発明の一実施形態の2パス型のフェージングシミュレータ30の構成を示している。

【0022】なお、本発明は1パス型のフェージングシミュレータでも動作する。2パス型の場合には、例えば局間の直接の伝搬ルートと反射波のルートの2ルートの試験が可能であるのに対し、1パス型の場合には、直接の伝搬ルートだけの試験となる。2パス型としては反射波と別の反射波の2伝搬ルートを試験することもできる。また、3パス、4パス、…とパスを増して試験することもできる。いずれも原理は同じなので、ここでは2パス型で説明する。

【0023】図1において、信号発生器1から出力される所定信号は、フェージングシミュレータ30の入力端子30aを介してA/D変換器31に入力される。

【0024】A/D変換器31は、所定信号をクロック信号Ckに同期する周期でサンプリングしてデジタル信号に変換する。

【0025】A/D変換器31によってデジタル信号に変換された所定信号は分岐されて2つの伝搬路模擬回路32、33へ入力される。

【0026】伝搬路模擬回路32、33は同一構成であり、それぞれ遅延回路35、フェージング付加回路40、D/A変換器50および減衰回路51によって構成されている。

【0027】遅延回路35は、後述する制御部60とともにこの実施形態の遅延回路を構成するものであり、メモリ36、書込回路37および読出回路38によって構成されている。メモリ36は書込アドレスと読出アドレスとを独立に指定でき、独立した入出力ポートを有するデュアルポートRAMによって形成されている。

【0028】書込回路37は、メモリ36に対する書込アドレスAwをクロック信号Ckに同期して所定順に指定して、A/D変換器31から出力されたデジタル信号をメモリ36に記憶させる。

【0029】読出回路38は、メモリに対する読出アドレスArをクロック信号Ckに同期して順次指定してメモリ36に記憶されたデジタル信号を読み出す。

【0030】したがって、メモリ36に書き込まれたデジタル信号は、書込アドレスAwと読出アドレスArとの差ΔAにクロック信号Ckの周期を乗じた時間だけ遅れて読み出される。なお、読出回路38は、後述する制御部60からの遅延制御信号に応じて、ΔAが変化するように読出アドレスArを可変する。

【0031】フェージング付加回路40は、後述する制御部60とともにこの実施形態のフェージング付加回路を構成するものであり、DSPによって構成された雑音発生器41から出力されるデジタルの白色雑音信号をオーバーサンプリング回路42に入力する。

【0032】オーバーサンプリング回路42は、例えば雑

音発生器41から出力された雑音信号系列が $[N_1, N_2, \dots, N_k, \dots]$ であれば、これを $[N_1, 0, \dots, 0, N_2, 0, \dots, 0, \dots, N_k, 0, \dots, 0, \dots]$ のように、各信号間を複数 $(M-1)$ 個の0データで補間し、これをデジタルフィルタに通過させることにより、雑音信号の信号成分自体を変化させずにイメージ成分のみを高域にシフトする。このように、信号間を $M-1$ 個の0データで補間してフィルタリングする方式を M 倍オーバーサンプリングという。

【0033】さらに詳しく説明すると、雑音発生器41から出力された雑音信号をオーバーサンプリング処理をせずにクロック発生器44の周波数 f_s の速度でD/A変換した場合、図2に示すように、雑音信号の基本成分 R に対して最も周波数が近いイメージ成分 I_1 が周波数 f_s を中心に発生する。したがって、このイメージ成分 I_1 を除去するための低域通過フィルタが必要となる。

【0034】この低域通過フィルタの高域遮断周波数 f_a は、通常、図2の特性 F のように、周波数 f_s のほぼ $1/2$ に設定されるため、周波数 f_s の最大値を f_{sm} とすると、周波数が f_{sm} 時の雑音信号の基本成分 R の帯域およびフィルタの高域遮断周波数 f_a を $f_{sm}/2$ に設定した場合、周波数 f_s を可変させ基本成分 R の帯域を狭くすると、イメージ成分 I_1 が低域通過フィルタを通過してしまう。

【0035】これに対し、この実施形態のように雑音発生器41から出力された雑音信号に対して M 倍オーバーサンプリング処理を行うと、図2に示しているように、雑音信号の基本成分 R に対して最も周波数が近いイメージ成分 I_1 が周波数 $M \cdot f_s$ を中心に発生する。これにより、後述する低域通過フィルタ45の高域遮断周波数を固定した状態でも、周波数 f_s を可変させることにより雑音信号の基本成分 R の帯域をほぼ $f_a/2$ から $f_{sm}/2$ にわたって可変させることができる。

【0036】このようにしてオーバーサンプリング処理された雑音信号は、D/A変換器43によってアナログ信号に変換される。D/A変換器43は、クロック発生器44からのクロック信号 C_v に同期して雑音信号をアナログ信号に変換して、低域通過フィルタ45へ出力する。

【0037】クロック発生器44は、後述する制御部60からの雑音制御信号に応じてクロック信号 C_v の周波数を可変して、雑音信号の基本成分の帯域を可変させ、雑音信号の波形を変化させる。

【0038】低域通過フィルタ45の出力信号は、A/D変換器46によってデジタル信号に変換され直交変調器47に出力される。なお、A/D変換器46はクロック信号 C_k に同期してデジタル変換を行なう。

【0039】直交変調器47は、遅延回路35のメモリ36から読み出されたデジタル信号をA/D変換器46から出力されたデジタルの雑音信号によって変調し

て、フェージング変動およびドップラシフトを付加する。

【0040】直交変調器47から出力された信号は、D/A変換器50によってアナログ信号に変換され、減衰回路51に入力される。

【0041】減衰回路51は、制御部60からの減衰制御信号に応じて直交変調器47から出力された信号に対する減衰量を変化させる。

【0042】伝搬路模擬回路32、33の各減衰回路51から出力された信号は、合成回路52に入力されて合成され、その合成信号が出力端子30bから評価対象の無線機器2へ出力される。

【0043】制御部60は、伝搬路模擬回路32、33の遅延回路35、フェージング付加回路40および減衰回路51に対する遅延制御信号、雑音制御信号および減衰制御信号を、予め設定された変動パターンにしたがって連続的に変化させ、例えば、評価対象の無線機器2が移動局の場合には基地局からの電波を移動しながら受信したときの受信信号と同様に変動する合成信号を無線機器2に出力する。

【0044】このように、実施形態のフェージングシミュレータ30の遅延処理は、A/D変換器31によってデジタル信号に変換された所定信号を、書込アドレスと読出アドレスとを独立に指定できるメモリ36にアドレス順に記憶し、これをアドレス差のある状態で順次読み出すとともに、書込アドレスに対する読出アドレスの差を可変して信号の遅延時間を可変している。

【0045】このため、遅延時間を変動する際に直ちに、アドレスの差に対応した正確な遅延時間を与えることができる。

【0046】また、フェージングシミュレータ30のフェージング付加処理は、DSPによる雑音発生器41から出力された一定のサンプリングレートに対して帯域固定の雑音信号をオーバーサンプリング処理してから、D/A変換してアナログ信号に変換し、この信号から周波数固定の低域通過フィルタ45によってイメージ成分を除去して直交変調器47へ入力して、遅延回路35から出力された信号に対してフェージング変動とドップラシフトを与え、D/A変換器43に対するクロック周波数を可変して雑音信号の帯域を可変してフェージング変動量とドップラシフト量を変動させている。

【0047】このため、精度の高い雑音信号が得られ、精度の高いフェージング変動とドップラシフトを与えることができ、しかも、DSPのプログラムを変更することなく雑音信号の帯域を可変でき、信号の瞬断が発生しない。

【0048】

【他の実施の形態】前記実施形態のフェージング付加処理では、雑音信号に対してオーバーサンプリング処理を行なうことによって、D/A変換時に発生する雑音信号の

イメージ周波数を高域側にシフトして、周波数固定の低域通過フィルタでそのイメージ周波数を除去していたが、図3に示すフェージング付加回路70のように、雑音発生器41から出力された雑音信号をD/A変換器43によってアナログの雑音信号に変換し、この雑音信号に含まれるイメージ成分をスイッチトキャパシタフィルタ（以下、SCFと記す）71によって除去するようにしてもよい。

【0049】なお、SCF71の後段に設けられている低域通過フィルタ（LPF）72は、SCF71の出力からクロック信号Cv成分を除去するためのものである。

【0050】SCF71は、クロック信号Cvの周波数に応じた遮断周波数で入力信号に対する帯域制限を行なう帯域可変フィルタ素子であり、低域通過フィルタとして用いた場合、クロック信号Cvの周波数が高くなるとそれに応じて高域遮断周波数が高い方へシフトする。

【0051】したがって、あるクロック周波数において図4の（a）の特性Gのように、SCF71の高域遮断周波数fbを雑音信号の基本成分Rの帯域より僅かに高い周波数に設定しておけば、図4の（b）のようにクロック信号Cvの周波数を可変したとき、SCF71の高域遮断周波数fbも同一方向に変化し、雑音信号のイメージ成分Iを除去してその基本成分Rのみを通過させることができ、信号に対する瞬断を発生させることなく、フェージング変動量およびドップラシフト量を変化させることができる。

【0052】なお、ここでは、SCF71を帯域可変フィルタとして用いているが、D/A変換器43のクロック信号の周波数に応じて高域遮断周波数を可変できるものであれば、他の帯域可変フィルタを用いることもできる。

【0053】また、前記実施形態では、2つの伝搬路模擬回路を有する2バス型のフェージングシミュレータに本発明を適用していたが、本発明は、3バス以上のフェージングシミュレータや、伝搬路模擬回路が1つだけの1バス型のフェージングシミュレータにも同様に適用できる。

【0054】また、前記実施形態では、遅延処理およびフェージング付加処理が成された信号に対して減衰処理を直接行なうようにしていたが、例えば、図5に示すように、雑音発生器41から出力された雑音信号をオーバーサンプリング回路42によってオーバーサンプリング処理し、オーバーサンプリング処理された雑音信号をデジタル型の減衰回路76に入力して減衰処理を行い、減衰処理した信号をD/A変換器43によってアナログ信号に変換するように構成してもよい。

【0055】なお、減衰回路76を雑音発生器41とオーバーサンプリング回路42の間に設けた場合には、減衰回路がD/A変換器43のクロックに同期して動作して

しまうが、図5のように、減衰回路76をオーバーサンプリング回路42とD/A変換器43の間に設けた場合には、減衰制御とD/A変換器43のクロックの可変制御とを独立に行なえ、減衰処理を遅延なく行なうことができる。

【0056】なお、図5のようにフェージング付加回路内に減衰回路を設けた場合には、D/A変換器50の出力を合成回路52によって合成して無線機器2へ与える。

【0057】

【発明の効果】以上説明したように、本発明の請求項1のフェージングシミュレータでは、A/D変換器によってデジタル信号に変換された所定信号を、書込アドレスと読出アドレスとを独立に指定できるメモリにアドレス順に記憶し、これをアドレス差のある状態で順次読み出すとともに、書込アドレスに対する読出アドレスの差を可変して信号の遅延時間を可変している。

【0058】このため、遅延時間を変動する際に直ちにアドレスの差に対応した正確な遅延時間を与えることができる。

【0059】また、本発明の請求項2のフェージングシミュレータでは、雑音発生器から出力されたデジタルの雑音信号をオーバーサンプリング処理してから、D/A変換してアナログ信号に変換し、この信号から周波数固定の低域通過フィルタによってイメージ成分を除去し、このイメージ成分を除去した雑音信号によって所定信号を変調するとともに、D/A変換器に対するクロック周波数を可変して雑音信号の帯域を可変して、所定信号にフェージング変動とドップラシフトを与えている。

【0060】このため、精度の高いフェージング変動とドップラシフトを与えることができ、しかも、プログラムを変更することなく雑音信号の帯域を可変でき、信号の瞬断が発生しない。

【0061】また、本発明の請求項4のフェージングシミュレータでは、雑音発生器から出力されたデジタルの雑音信号をD/A変換してアナログ信号に変換し、この信号から帯域可変フィルタによってイメージ成分を除去し、このイメージ成分を除去した雑音信号によって所定信号を変調するとともに、D/A変換器に対するクロック周波数を可変して雑音信号の帯域を可変して、所定信号にフェージング変動とドップラシフトを与えている。

【0062】このため、精度の高いフェージング変動とドップラシフトを与えることができ、しかも、プログラムを変更することなく雑音信号の帯域を可変でき、信号の瞬断が発生しない。

【図面の簡単な説明】

【図1】本発明の一実施形態の構成を示すブロック図

【図2】一実施形態の動作を説明するための図

【図3】本発明の他の実施形態の構成を示すブロック図

【図4】他の実施形態の動作を説明するための図

【図5】本発明の他の実施形態の構成を示すブロック図

【図6】従来装置の構成を示すブロック図


【符号の説明】

- 30 フェージングシミュレータ
31 A/D変換器
32、33 伝搬路模擬回路
35 遅延回路
36 メモリ
37 書込回路
38 読出回路
40 フェージング付加回路


- * 41 雑音発生器
42 オーバサンプリング回路
43 D/A変換器
44 クロック発生器
45 低域通過フィルタ
46 A/D変換器
47 直交変調器
50 D/A変換器
51 減衰回路
52 合成回路
60 制御部

*


【図1】




【図2】





【図3】



【圖5】



【图6】




【補正対象項目名】全図


【補正方法】変更

【補正内容】


〔図1〕




〔図2〕




〔図3〕




〔図4〕



〔図5〕



【图6】



前記クロック発生器からのクロック信号の周波数に応じ

て高域遮断周波数が変化し、前記D/A変換器から出力された雑音信号に含まれるイメージ成分を除去する帯域可変フィルタ(71)と、

前記帯域可変フィルタの出力信号によって前記遅延回路の出力信号を変調して、フェージング変動とドップラシフトを与える変調器(47)と、

前記クロック発生器のクロック周波数を可変制御して、前記遅延回路の出力信号に対するフェージング変動量とドップラシフト量を任意に可変する制御手段(60)とを備えたことを特徴とするフェージングシミュレータ。

【請求項4】前記減衰回路が、前記雑音発生器から出力された雑音信号に対して減衰処理を行なうことによって、前記遅延回路の出力信号に間接的に減衰を与えることを特徴とする請求項3記載のフェージングシミュレータ。

【請求項5】前記所定信号をデジタル信号に変換するA/D変換器(31)を有し、

前記遅延回路が、書込アドレスと読出アドレスとを独立に指定できるメモリ(36)と、

前記メモリに対する書込アドレスを所定順に指定して、前記A/D変換器から出力されたデジタル信号を前記メモリに記憶させる書込手段(37)と、

前記メモリに対する読出アドレスを順次指定して前記メモリに記憶されたデジタル信号を読み出し前記フェージング付加回路へ送出する読出手段(38)とを備え、前記制御手段は、

前記読出手段が前記メモリに指定する読出アドレスを可変制御して、前記メモリに記憶されたデジタル信号が読み出されるまでの遅延時間を任意に可変することの特徴とする請求項1または請求項2または請求項3または請求項4記載のフェージングシミュレータ。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明は、所定信号に対して遅延処理、フェージング付加処理および減衰処理を行い、これらの処理を行なった信号を、伝搬特性が変化する伝搬路を伝搬した模擬伝搬信号として出力するフェージングシミュレータにおいて、遅延特性やフェージング特性を変化させる際に、信号の瞬断を発生させないようにするための技術に関する。

【0002】

【従来の技術】電波によって通信を行なうシステムでは、数々の伝搬路を想定して、端末機、基地局あるいはそれらを試験するための試験機器等の無線機器の動作をチェックする必要がある。

【0003】特に、移動局の場合、伝搬路の伝搬特性が時間とともに大きく変動する。この伝搬特性の変動の要素は、マルチパスの伝搬時間差、フェージング変動、ドップラシフト変動および遮蔽物等による減衰変動であ

り、無線機器の動作をチェックするためには、所定信号に遅延処理、フェージング付加処理および減衰処理を行い、これらの処理を行なった信号を、模擬伝搬信号として無線機器に与える必要がある。

【0004】図6は、このような目的で一般的に用いられているマルチパス型のフェージングシミュレータ10の構成を示している。

【0005】このフェージングシミュレータ10は、信号発生器1から出力された所定信号(通信に使用される安定なアナログの信号)を入力端子10aを介して受け、これを分岐して、2つの伝搬路模擬回路11、12に入力する。

【0006】伝搬路模擬回路11、12は、所定信号を遅延する遅延回路13、遅延回路13から出力された信号にフェージング変動とドップラシフトを与えるフェージング付加回路17、フェージング付加回路17から出力された信号に減衰を与える減衰回路21によって構成されている。

【0007】遅延回路13は、入力信号をデジタル信号に変換するA/D変換器14と、A/D変換器14の出力を受け一定の遅延を発生させるシフトレジスタ15と、シフトレジスタ15からの出力をアナログ信号に変換するD/A変換器16とによって構成されており、図示しない制御部からの制御信号によってシフトレジスタ15の段数を可変させることにより所定信号に対する遅延時間を変化させる。

【0008】フェージング付加回路17は、雑音発生器18、D/A変換器19および直交変調器20によって構成されており、雑音発生器18から出力されるデジタルの白色雑音信号をD/A変換器19によってアナログの雑音信号に変換して直交変調器20に出力する。

【0009】直交変調器20は、D/A変換器19から出力された雑音信号によって、所定信号の振幅および位相を変調してフェージング変動およびドップラシフトを施す。

【0010】このフェージング付加回路17は、制御部からの制御信号によって雑音発生器18のプログラムを変更することにより、所定信号に対するフェージング変動量やドップラシフト量を変化させる。

【0011】また、減衰回路21は、制御部からの制御信号によってフェージング付加回路17から出力された信号に対する減衰量を変化させる。

【0012】このように構成された2つの伝搬路模擬回路11、12の出力は、あたかも同一送信機から発射され2つの異なる伝搬路を経た電波と同等であり、その両出力を合成回路22によって合成した合成信号を出力端子10bから評価対象の無線機器2に入力することによって、無線機器2の動作を実際の使用状態でチェックすることができる。

【0013】

【発明が解決しようとする課題】しかしながら、前記した従来のフェージングシミュレータでは、フェージング変動量等を変更するたびに雑音発生器のプログラムを変更しなければならず、プログラム変更の間に信号の瞬断が発生してしまう。

【0014】また、前記した遅延回路のようにシフトレジスタの段数を変えて遅延時間を可変する方法では、遅延時間変更のためにシフトレジスタの段数を変更しても直ちに意図した遅延信号が出力されないことがあり、無線機器の動作チェックに支障がある。

【0015】本発明は、これらの問題を解決したフェージングシミュレータを提供することを目的としている。

【0016】

【課題を解決するための手段】前記目的を達成するために、本発明の請求項1のフェージングシミュレータは、入力された所定信号に対して遅延処理を行う遅延回路と、前記遅延回路の出力を受けてフェージング変動を付加するフェージング付加回路と、前記フェージング付加回路の出力を減衰処理する減衰回路とを有し、これらの各処理を行った信号を伝搬特性が変化する伝搬路を伝搬した模擬伝搬信号として出力するフェージングシミュレータにおいて、前記フェージング付加回路が、デジタルの雑音信号を発生する雑音発生器(41)と、前記雑音信号をオーバーサンプリング処理して、雑音信号のイメージ成分を高域側へシフトするオーバーサンプリング手段(42)と、クロック信号を出力する周波数可変のクロック発生器(44)と、前記オーバーサンプリング処理された雑音信号を前記クロック発生器からのクロック信号に同期してアナログ信号に変換するD/A変換器(43)と、前記D/A変換器によってアナログ信号に変換された雑音信号から前記イメージ成分を除去する低域通過フィルタ(45)と、前記低域通過フィルタの出力信号によって前記遅延回路の出力信号を変調して、フェージング変動とドップラシフトを与える変調器(47)と、前記クロック発生器のクロック周波数を可変制御して、前記遅延回路の出力信号に対するフェージング変動量とドップラシフト量を任意に可変する制御手段(60)とを備えている。

【0017】また、本発明の請求項2のフェージングシミュレータは、請求項1記載のフェージングシミュレータにおいて、前記減衰回路は、前記オーバーサンプリング手段の出力信号に対して減衰処理を行なうことによって、前記遅延回路の出力信号に間接的に減衰を与えることを特徴とする。

【0018】また、本発明の請求項3のフェージングシミュレータは、入力された所定信号に対して遅延処理を行う遅延回路と、前記遅延回路の出力を受けてフェージング変動を付加するフェージング付加回路と、前記フェージング付加回路の出力を減衰処理する減衰回路とを有し、これらの各処理を行った信号を伝搬特性が変化する

伝搬路を伝搬した模擬伝搬信号として出力するフェージングシミュレータにおいて、前記フェージング付加回路が、デジタルの雑音信号を発生する雑音発生器(41)と、クロック信号を出力する周波数可変のクロック発生器(44)と、前記クロック発生器からのクロック信号に同期して前記雑音信号をアナログ信号に変換するD/A変換器(43)と、前記クロック発生器からのクロック信号の周波数に応じて高域遮断周波数が変化する、前記D/A変換器から出力された雑音信号に含まれるイメージ成分を除去する帯域可変フィルタ(71)と、前記帯域可変フィルタの出力信号によって前記遅延回路の出力信号を変調して、フェージング変動とドップラシフトを与える変調器(47)と、前記クロック発生器のクロック周波数を可変制御して、前記遅延回路の出力信号に対するフェージング変動量とドップラシフト量を任意に可変する制御手段(60)とを備えている。

【0019】また、本発明の請求項4のフェージングシミュレータは、請求項3記載のフェージングシミュレータにおいて、前記減衰回路が、前記雑音発生器から出力された雑音信号に対して減衰処理を行なうことによって、前記遅延回路の出力信号に間接的に減衰を与えることを特徴とする。

【0020】また、本発明の請求項5のフェージングシミュレータは、請求項1または請求項2または請求項3または請求項4記載のフェージングシミュレータにおいて、前記所定信号をデジタル信号に変換するA/D変換器(31)を有し、前記遅延回路が、書込アドレスと読出アドレスとを独立に指定できるメモリ(36)と、前記メモリに対する書込アドレスを所定順に指定して、前記A/D変換器から出力されたデジタル信号を前記メモリに記憶させる書込手段(37)と、前記メモリに対する読出アドレスを順次指定して前記メモリに記憶されたデジタル信号を読み出し前記フェージング付加回路へ送出する読出手段(38)とを備え、前記制御手段は、前記読出手段が前記メモリに指定する読出アドレスを可変制御して、前記メモリに記憶されたデジタル信号が読み出されるまでの遅延時間を任意に可変することを特徴としている。

【0021】

【発明の実施の形態】以下、図面に基づいて本発明の一実施形態を説明する。図1は、本発明の一実施形態の2バス型のフェージングシミュレータ30の構成を示している。

【0022】なお、本発明は1バス型のフェージングシミュレータでも動作する。2バス型の場合には、例えば局間の直接の伝搬ルートと反射波のルートの2ルートの試験が可能であるのに対し、1バス型の場合には、直接の伝搬ルートだけの試験となる。2バス型としては反射波と別の反射波の2伝搬ルートを試験することもできる。また、3バス、4バス、…とバスを増して試験する

こともできる。いずれも原理は同じなので、ここでは2パス型で説明する。

【0023】図1において、信号発生器1から出力される所定信号は、フェージングシミュレータ30の入力端子30aを介してA/D変換器31に入力される。

【0024】A/D変換器31は、所定信号をクロック信号Ckに同期する周期でサンプリングしてデジタル信号に変換する。

【0025】A/D変換器31によってデジタル信号に変換された所定信号は分岐されて2つの伝搬路模擬回路32、33へ入力される。

【0026】伝搬路模擬回路32、33は同一構成であり、それぞれ遅延回路35、フェージング付加回路40、D/A変換器50および減衰回路51によって構成されている。

【0027】遅延回路35は、後述する制御部60とともにこの実施形態の遅延回路を構成するものであり、メモリ36、書込回路37および読出回路38によって構成されている。メモリ36は書込アドレスと読出アドレスとを独立に指定でき、独立した入出力ポートを有するデュアルポートRAMによって形成されている。

【0028】書込回路37は、メモリ36に対する書込アドレスAwをクロック信号Ckに同期して所定順に指定して、A/D変換器31から出力されたデジタル信号をメモリ36に記憶させる。

【0029】読出回路38は、メモリに対する読出アドレスArをクロック信号Ckに同期して順次指定してメモリ36に記憶されたデジタル信号を読み出す。

【0030】したがって、メモリ36に書き込まれたデジタル信号は、書込アドレスAwと読出アドレスArとの差 ΔA にクロック信号Ckの周期を乗じた時間だけ遅れて読み出される。なお、読出回路38は、後述する制御部60からの遅延制御信号に応じて、 ΔA が変化するように読出アドレスArを可変する。

【0031】フェージング付加回路40は、後述する制御部60とともにこの実施形態のフェージング付加回路を構成するものであり、DSPによって構成された雑音発生器41から出力されるデジタルの白色雑音信号をオーバーサンプリング回路42に入力する。

【0032】オーバーサンプリング回路42は、例えば雑音発生器41から出力された雑音信号系列が $[N_1, N_2, \dots, N_k, \dots]$ であれば、これを $[N_1, 0, \dots, 0, N_2, 0, \dots, 0, \dots, N_k, 0, \dots, 0, \dots]$ のように、各信号間を複数($M-1$)個の0データで補間し、これをデジタルフィルタに通過させることにより、雑音信号の信号成分自体を変化させずにイメージ成分のみを高域にシフトする。このように、信号間を $M-1$ 個の0データで補間してフィルタリングする方式をM倍オーバーサンプリングという。

【0033】さらに詳しく説明すると、雑音発生器41

から出力された雑音信号をオーバーサンプリング処理をせずにクロック発生器44の周波数 f_s の速度でD/A変換した場合、図2に示すように、雑音信号の基本成分Rに対して最も周波数が近いイメージ成分 I_1 が周波数 f_s を中心に発生する。したがって、このイメージ成分 I_1 を除去するための低域通過フィルタが必要となる。

【0034】この低域通過フィルタの高域遮断周波数 f_a は、通常、図2の特性Fのように、周波数 f_s のほぼ $1/2$ に設定されるため、周波数 f_s の最大値を f_{sm} とすると、周波数が f_{sm} 時の雑音信号の基本成分Rの帯域およびフィルタの高域遮断周波数 f_a を $f_{sm}/2$ に設定した場合、周波数 f_s を可変させ基本成分Rの帯域を狭くすると、イメージ成分 I_1 が低域通過フィルタを通過してしまう。

【0035】これに対し、この実施形態のように雑音発生器41から出力された雑音信号に対してM倍オーバーサンプリング処理を行うと、図2に示しているように、雑音信号の基本成分Rに対して最も周波数が近いイメージ成分 I_1 が周波数 $M \cdot f_s$ を中心に発生する。これにより、後述する低域通過フィルタ45の高域遮断周波数を固定した状態でも、周波数 f_s を可変させることにより雑音信号の基本成分Rの帯域をほぼ $f_a/2$ から $f_{sm}/2$ にわたって可変させることができる。

【0036】このようにしてオーバーサンプリング処理された雑音信号は、D/A変換器43によってアナログ信号に変換される。D/A変換器43は、クロック発生器44からのクロック信号Cvに同期して雑音信号をアナログ信号に変換して、低域通過フィルタ45へ出力する。

【0037】クロック発生器44は、後述する制御部60からの雑音制御信号に応じてクロック信号Cvの周波数を可変して、雑音信号の基本成分の帯域を可変させ、雑音信号の波形を変化させる。

【0038】低域通過フィルタ45の出力信号は、A/D変換器46によってデジタル信号に変換され直交変調器47に出力される。なお、A/D変換器46はクロック信号Ckに同期してデジタル変換を行なう。

【0039】直交変調器47は、遅延回路35のメモリ36から読み出されたデジタル信号をA/D変換器46から出力されたデジタルの雑音信号によって変調して、フェージング変動およびドップラシフトを付加する。

【0040】直交変調器47から出力された信号は、D/A変換器50によってアナログ信号に変換され、減衰回路51に入力される。

【0041】減衰回路51は、制御部60からの減衰制御信号に応じて直交変調器47から出力された信号に対する減衰量を変化させる。

【0042】伝搬路模擬回路32、33の各減衰回路51から出力された信号は、合成回路52に入力されて合

成され、その合成信号が出力端子30bから評価対象の無線機器2へ出力される。

【0043】制御部60は、伝搬路模擬回路32、33の遅延回路35、フェージング付加回路40および減衰回路51に対する遅延制御信号、雑音制御信号および減衰制御信号を、予め設定された変動パターンにしたがって連続的に変化させ、例えば、評価対象の無線機器2が移動局の場合には基地局からの電波を移動しながら受信したときの受信信号と同様に変動する合成信号を無線機器2に出力する。

【0044】このように、実施形態のフェージングシミュレータ30の遅延処理は、A/D変換器31によってデジタル信号に変換された所定信号を、書込アドレスと読出アドレスとを独立に指定できるメモリ36にアドレス順に記憶し、これをアドレス差のある状態で順次読み出すとともに、書込アドレスに対する読出アドレスの差を変換して信号の遅延時間を可変している。

【0045】このため、遅延時間を変動する際に直ちに、アドレスの差に対応した正確な遅延時間を与えることができる。

【0046】また、フェージングシミュレータ30のフェージング付加処理は、DSPによる雑音発生器41から出力された一定のサンプリングレートに対して帯域固定の雑音信号をオーバーサンプリング処理してから、D/A変換してアナログ信号に変換し、この信号から周波数固定の低域通過フィルタ45によってイメージ成分を除去して直交変調器47へ入力して、遅延回路35から出力された信号に対してフェージング変動とドップラシフトを与え、D/A変換器43に対するクロック周波数を可変して雑音信号の帯域を可変してフェージング変動量とドップラシフト量を変動させている。

【0047】このため、精度の高い雑音信号が得られ、精度の高いフェージング変動とドップラシフトを与えることができ、しかも、DSPのプログラムを変更することなく雑音信号の帯域を可変でき、信号の瞬断が発生しない。

【0048】

【他の実施の形態】前記実施形態のフェージング付加処理では、雑音信号に対してオーバーサンプリング処理を行なうことによって、D/A変換時に発生する雑音信号のイメージ周波数を高域側にシフトして、周波数固定の低域通過フィルタでそのイメージ周波数を除去していたが、図3に示すフェージング付加回路70のように、雑音発生器41から出力された雑音信号をD/A変換器43によってアナログの雑音信号に変換し、この雑音信号に含まれるイメージ成分をスイッチトキャパシタフィルタ（以下、SCFと記す）71によって除去するようにしてもよい。

【0049】なお、SCF71の後段に設けられている低域通過フィルタ（LPF）72は、SCF71の出力

からクロック信号Cv成分を除去するためのものである。

【0050】SCF71は、クロック信号Cvの周波数に応じた遮断周波数で入力信号に対する帯域制限を行なう帯域可変フィルタ素子であり、低域通過フィルタとして用いた場合、クロック信号Cvの周波数が高くなるとそれに応じて高域遮断周波数が高い方へシフトする。

【0051】したがって、あるクロック周波数において図4の（a）の特性Gのように、SCF71の高域遮断周波数fbを雑音信号の基本成分Rの帯域より僅かに高い周波数に設定しておけば、図4の（b）のようにクロック信号Cvの周波数を可変したとき、SCF71の高域遮断周波数fbも同一方向に変化し、雑音信号のイメージ成分Iを除去してその基本成分Rのみを通過させることができ、信号に対する瞬断を発生させることなく、フェージング変動量およびドップラシフト量を変化させることができる。

【0052】なお、ここでは、SCF71を帯域可変フィルタとして用いているが、D/A変換器43のクロック信号の周波数に応じて高域遮断周波数を可変できるものであれば、他の帯域可変フィルタを用いることもできる。

【0053】また、前記実施形態では、2つの伝搬路模擬回路を有する2パス型のフェージングシミュレータに本発明を適用していたが、本発明は、3パス以上のフェージングシミュレータや、伝搬路模擬回路が1つだけの1パス型のフェージングシミュレータにも同様に適用できる。

【0054】また、前記実施形態では、遅延処理およびフェージング付加処理が成された信号に対して減衰処理を直接行なうようにしていたが、例えば、図5に示すように、雑音発生器41から出力された雑音信号をオーバーサンプリング回路42によってオーバーサンプリング処理し、オーバーサンプリング処理された雑音信号をデジタル型の減衰回路76に入力して減衰処理を行い、減衰処理した信号をD/A変換器43によってアナログ信号に変換するように構成してもよい。

【0055】なお、減衰回路76を雑音発生器41とオーバーサンプリング回路42の間に設けた場合には、減衰回路がD/A変換器43のクロックに同期して動作してしまうが、図5のように、減衰回路76をオーバーサンプリング回路42とD/A変換器43の間に設けた場合には、減衰制御とD/A変換器43のクロックの可変制御とを独立に行なえ、減衰処理を遅延なく行なうことができる。

【0056】なお、図5のようにフェージング付加回路内に減衰回路を設けた場合には、D/A変換器50の出力を合成回路52によって合成して無線機器2へ与える。

【0057】

【発明の効果】以上説明したように、本発明の請求項1のフェージングシミュレータでは、雑音発生器から出力されたデジタルの雑音信号をオーバーサンプリング処理してから、D/A変換してアナログ信号に変換し、この信号から周波数固定の低域通過フィルタによってイメージ成分を除去し、このイメージ成分を除去した雑音信号によって所定信号を変調するとともに、D/A変換器に対するクロック周波数を可変して雑音信号の帯域を可変して、所定信号にフェージング変動とドップラシフトを与えている。

【0057】このため、精度の高いフェージング変動とドップラシフトを与えることができ、しかも、プログラムを変更することなく雑音信号の帯域を可変でき、信号の瞬断が発生しない。

【0058】また、本発明の請求項3のフェージングシミュレータでは、雑音発生器から出力されたデジタルの雑音信号をD/A変換してアナログ信号に変換し、この信号から帯域可変フィルタによってイメージ成分を除去し、このイメージ成分を除去した雑音信号によって所定信号を変調するとともに、D/A変換器に対するクロック周波数を可変して雑音信号の帯域を可変して、所定信号にフェージング変動とドップラシフトを与えている。

【0059】このため、精度の高いフェージング変動とドップラシフトを与えることができ、しかも、プログラムを変更することなく雑音信号の帯域を可変でき、信号の瞬断が発生しない。

【0060】また、本発明の請求項5のフェージングシミュレータでは、上記フェージングシミュレータにおいて、A/D変換器によってデジタル信号に変換された所定信号を、書込アドレスと読出アドレスとを独立に指定できるメモリにアドレス順に記憶し、これをアドレス差のある状態で順次読み出すとともに、書込アドレスに

対する読出アドレスの差を可変して信号の遅延時間を可変している。

【0061】このため、精度の高いフェージング変動とドップラシフトを与えるとともに、遅延時間を変動する際に直ちにアドレス差に対応した正確な遅延時間を与えることができる。

【図面の簡単な説明】

【図1】本発明の一実施形態の構成を示すブロック図

【図2】一実施形態の動作を説明するための図

【図3】本発明の他の実施形態の構成を示すブロック図

【図4】他の実施形態の動作を説明するための図

【図5】本発明の他の実施形態の構成を示すブロック図

【図6】従来装置の構成を示すブロック図

【符号の説明】

30 フェージングシミュレータ

31 A/D変換器

32、33 伝搬路模擬回路

35 遅延回路

36 メモリ

37 書込回路

38 読出回路

40 フェージング付加回路

41 雑音発生器

42 オーバサンプリング回路

43 D/A変換器

44 クロック発生器

45 低域通過フィルタ

46 A/D変換器

47 直交変調器

50 D/A変換器

51 減衰回路

52 合成回路

60 制御部

* NOTICES *

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The delay circuit which performs delay processing to the inputted Sadanobu Tokoro number, and the phasing addition circuit which adds phasing fluctuation in response to the output of said delay circuit, In the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which has the attenuation circuit which carries out attenuation processing of the output of said phasing addition circuit, and performed these processings of each The memory as which it has the A/D converter (31) which changes said Sadanobu Tokoro number into a digital signal, and said delay circuit can specify a write address and the read-out address independently (36), A write-in means to make said memory memorize the digital signal which specified the write address to said memory in predetermined order, and was outputted from said A/D converter (37), A read-out means to read the digital signal which carried out sequential assignment of the read-out address to said memory, and was memorized by said memory, and to send out to said phasing addition circuit (38), The phasing simulator which the aforementioned read-out means carries out adjustable control of the read-out address specified as said memory, and is characterized by having the control means (60) which carries out adjustable [of the time delay until reading appearance of the digital signal memorized by said memory is carried out] to arbitration.

[Claim 2] The delay circuit which performs delay processing to the inputted Sadanobu Tokoro number, and the phasing addition circuit which adds phasing fluctuation in response to the output of said delay circuit, In the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which has the attenuation circuit which carries out attenuation processing of the output of said phasing addition circuit, and performed these processings of each The noise generator with which said phasing addition circuit generates a digital noise signal (41), An exaggerated sampling means to carry out exaggerated sampling processing of said noise signal, and to shift the image component of a noise signal to a high region side (42), The frequency adjustable clock generation machine (44) which outputs a clock signal, and the D/A converter which changes into an analog signal said noise signal by which exaggerated sampling processing was carried out synchronizing with the clock signal from said clock generation machine (43), The low pass filter which removes said image component from the noise signal changed into the analog signal by said D/A converter (45), The output signal of said delay circuit is modulated with the output signal of said low pass filter. Adjustable control of the clock frequency of the modulator (47) which gives phasing fluctuation and a doppler shift, and said clock-generation machine is carried out. The phasing simulator characterized by having the control means (60) which carries out adjustable [of the amount of phasing fluctuation to an output signal and the amount of doppler shifts of said delay circuit] to arbitration.

[Claim 3] Said attenuation circuit is a phasing simulator according to claim 2 characterized by giving attenuation indirectly to the output signal of said delay circuit by performing attenuation processing to the output signal of said exaggerated sampling means.

[Claim 4] The delay circuit which performs delay processing to the inputted Sadanobu Tokoro

number, and the phasing addition circuit which adds phasing fluctuation in response to the output of said delay circuit, In the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which has the attenuation circuit which carries out attenuation processing of the output of said phasing addition circuit, and performed these processings of each The noise generator with which said phasing addition circuit generates a digital noise signal (41), The frequency adjustable clock generation machine (44) which outputs a clock signal, and the D/A converter which changes said noise signal into an analog signal synchronizing with the clock signal from said clock generation machine (43), The band adjustable filter from which the image component contained in the noise signal which the treble cut off frequency changed according to the frequency of the clock signal from said clock generation machine, and was outputted from said D/A converter is removed (71), The output signal of said delay circuit is modulated with the output signal of said band adjustable filter. Adjustable control of the clock frequency of the modulator (47) which gives phasing fluctuation and a doppler shift, and said clock generation machine is carried out. The phasing simulator characterized by having the control means (60) which carries out adjustable [of the amount of phasing fluctuation to an output signal and the amount of doppler shifts of said delay circuit] to arbitration.

[Claim 5] The phasing simulator according to claim 4 characterized by giving attenuation indirectly to the output signal of said delay circuit when said attenuation circuit performs attenuation processing to the noise signal outputted from said noise generator.

[Translation done.]

*** NOTICES ***

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention performs delay processing, phasing attached processing, and attenuation processing to a predetermined signal, and in the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which performed these processings, in case delay characteristics and a phasing property are changed, it relates to the technique for making it not generate the hits of a signal.

[0002]

[Description of the Prior Art] It is necessary supposing many propagation paths to check actuation of wireless devices, such as a testing-machine machine for examining a terminal, a base station, or them, in the system which communicates by the electric wave.

[0003] Especially, in the case of a mobile station, the propagation property of a propagation path is sharply changed with time amount. The element of fluctuation of this propagation property is attenuation fluctuation by the travelling period difference of a multi-pass, phasing fluctuation, doppler shift fluctuation, a shelter, etc., in order to check actuation of a wireless device, needs to carry out delay processing, phasing attached processing, and attenuation processing to a predetermined signal, and needs to give the signal which performed these processings to a wireless device as a simulation propagation signal.

[0004] Drawing 6 shows the configuration of the phasing simulator 10 of the multi-pass mold generally used for such the object.

[0005] This phasing simulator 10 receives the Sadanobu Tokoro number (signal of the stable analog used for a communication link) outputted from the signal generator 1 through input terminal 10a, branches and inputs this into two propagation path simulation circuits 11 and 12.

[0006] The propagation path simulation circuits 11 and 12 are constituted by the attenuation circuit 21 which gives attenuation to the signal outputted from the delay circuit 13 delayed in a predetermined signal, the phasing addition circuit 17 which gives phasing fluctuation and a doppler shift to the signal outputted from the delay circuit 13, and the phasing addition circuit 17.

[0007] The delay circuit 13 is constituted by A/D converter 14 which changes an input signal into a digital signal, the shift register 15 which undergoes the output of A/D converter 14 and is made to generate fixed delay, and D/A converter 16 which changes the output from a shift register 15 into an analog signal, and changes the time delay over a Sadanobu Tokoro number by carrying out adjustable [of the number of stages of a shift register 15] with the control signal from the control section which is not illustrated.

[0008] The phasing addition circuit 17 is constituted by the noise generator 18, D/A converter 19, and the quadrature modulation machine 20, and with D/A converter 19, the digital white-noise signal outputted from a noise generator 18 is changed into the noise signal of an analog, and it outputs it to the quadrature modulation machine 20.

[0009] With the noise signal outputted from D/A converter 19, the quadrature modulation machine 20 modulates the amplitude and phase of a predetermined signal, and gives phasing

fluctuation and a doppler shift.

[0010] This phasing addition circuit 17 changes the amount of phasing fluctuation and the amount of doppler shifts to a predetermined signal by changing the program of a noise generator 18 with the control signal from a control section.

[0011] Moreover, an attenuation circuit 21 changes the magnitude of attenuation to the signal outputted from the phasing addition circuit 17 by the control signal from a control section.

[0012] Thus, the output of two constituted propagation path simulation circuits 11 and 12 is equivalent to the electric wave which was discharged from the same transmitter and passed through two different propagation paths, and can check actuation of the wireless device 2 by the actual busy condition by inputting into the wireless device 2 for assessment the composite signal which compounded both the output by the synthetic circuit 22 from output terminal 10b.

[0013]

[Problem(s) to be Solved by the Invention] However, by the above mentioned conventional phasing simulator, whenever it changes the amount of phasing fluctuation etc., the program of a noise generator will have to be changed, and the hits of a signal will occur between program modification.

[0014] Moreover, by the approach of changing the number of stages of a shift register like the above mentioned delay circuit, and carrying out adjustable [of the time delay], even if it changes the number of stages of a shift register for time delay modification, the delay signal meant promptly may not be outputted and trouble is in the check of a wireless device of operation.

[0015] This invention aims at offering the phasing simulator which solved these problems.

[0016]

[Means for Solving the Problem] In order to attain said object, the phasing simulator of claim 1 of this invention The delay circuit which performs delay processing to the inputted Sadanobu Tokoro number, and the phasing addition circuit which adds phasing fluctuation in response to the output of said delay circuit, In the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which has the attenuation circuit which carries out attenuation processing of the output of said phasing addition circuit, and performed these processings of each The memory as which it has the A/D converter (31) which changes said Sadanobu Tokoro number into a digital signal, and said delay circuit can specify a write address and the read-out address independently (36), A write-in means to make said memory memorize the digital signal which specified the write address to said memory in predetermined order, and was outputted from said A/D converter (37), A read-out means to read the digital signal which carried out sequential assignment of the read-out address to said memory, and was memorized by said memory, and to send out to said phasing addition circuit (38), The aforementioned read-out means carried out adjustable control of the read-out address specified as said memory, and it has the control means (60) which carries out adjustable [of the time delay until reading appearance of the digital signal memorized by said memory is carried out] to arbitration.

[0017] Moreover, the phasing simulator of claim 2 of this invention The delay circuit which performs delay processing to the inputted Sadanobu Tokoro number, and the phasing addition circuit which adds phasing fluctuation in response to the output of said delay circuit, In the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which has the attenuation circuit which carries out attenuation processing of the output of said phasing addition circuit, and performed these processings of each The noise generator with which said phasing addition circuit generates a digital noise signal (41), An exaggerated sampling means to carry out exaggerated sampling processing of said noise signal, and to shift the image component of a noise signal to a high region side (42), The frequency adjustable clock generation machine (44) which outputs a clock signal, and the D/A converter which changes into an analog signal said noise signal by which exaggerated sampling processing was carried out synchronizing with the clock signal from said clock generation machine (43), The low pass filter which removes said image component from the noise signal changed into the analog signal by said D/A converter (45), The output signal of

said delay circuit is modulated with the output signal of said low pass filter. It has the control means (60) which carries out adjustable control of the clock frequency of the modulator (47) which gives phasing fluctuation and a doppler shift, and said clock generation machine, and carries out adjustable [of the amount of phasing fluctuation to an output signal and the amount of doppler shifts of said delay circuit] to arbitration.

[0018] Moreover, the phasing simulator of claim 3 of this invention is characterized by said attenuation circuit giving attenuation indirectly to the output signal of said delay circuit by performing attenuation processing to the output signal of said exaggerated sampling means in a phasing simulator according to claim 2.

[0019] Moreover, the phasing simulator of claim 4 of this invention The delay circuit which performs delay processing to the inputted Sadanobu Tokoro number, and the phasing addition circuit which adds phasing fluctuation in response to the output of said delay circuit, In the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which has the attenuation circuit which carries out attenuation processing of the output of said phasing addition circuit, and performed these processings of each The noise generator with which said phasing addition circuit generates a digital noise signal (41), The frequency adjustable clock generation machine (44) which outputs a clock signal, and the D/A converter which changes said noise signal into an analog signal synchronizing with the clock signal from said clock generation machine (43), The band adjustable filter from which the image component contained in the noise signal which the treble cut off frequency changed according to the frequency of the clock signal from said clock generation machine, and was outputted from said D/A converter is removed (71), The output signal of said delay circuit is modulated with the output signal of said band adjustable filter. It has the control means (60) which carries out adjustable control of the clock frequency of the modulator (47) which gives phasing fluctuation and a doppler shift, and said clock generation machine, and carries out adjustable [of the amount of phasing fluctuation to an output signal and the amount of doppler shifts of said delay circuit] to arbitration.

[0020] Moreover, in a phasing simulator according to claim 4, the phasing simulator of claim 5 of this invention is characterized by giving attenuation indirectly to the output signal of said delay circuit, when said attenuation circuit performs attenuation processing to the noise signal outputted from said noise generator.

[0021]

[Embodiment of the Invention] Hereafter, 1 operation gestalt of this invention is explained based on a drawing. Drawing 1 shows the configuration of the phasing simulator 30 of the two pass mold of 1 operation gestalt of this invention.

[0022] In addition, this invention operates also by the phasing simulator of an one-pass mold. In the case of a two pass mold, in the case of an one-pass mold, it becomes with the trial of only the direct propagation root to the trial of the 2 roots of the direct propagation root for example, between stations and the root of a reflected wave being possible. 2 propagation root of a reflected wave other than a reflected wave as a two pass mold can also be examined. Moreover, pass is increased with three pass, four pass, and --, and it can also examine. Since all of a principle are the same, a two pass mold explains here.

[0023] In drawing 1, the Sadanobu Tokoro number outputted from a signal generator 1 is inputted into A/D converter 31 through input terminal 30a of the phasing simulator 30.

[0024] A/D converter 31 samples a predetermined signal with the period which synchronizes with a clock signal Ck, and changes it into a digital signal.

[0025] The Sadanobu Tokoro number changed into the digital signal branches, and is inputted into two propagation path simulation circuits 32 and 33 by A/D converter 31.

[0026] The propagation path simulation circuits 32 and 33 are the same configurations, and are constituted by the delay circuit 35, the phasing addition circuit 40, D/A converter 50, and the attenuation circuit 51, respectively.

[0027] A delay circuit 35 constitutes the delay circuit of this operation gestalt with the control section 60 mentioned later, and is constituted by memory 36, the write-in circuit 37, and the read-out circuit 38. Memory 36 can specify a write address and the read-out address

independently, and is formed by the dual port RAM which has independent input/output port.
[0028] The write-in circuit 37 specifies the write address A_w to memory 36 in predetermined order synchronizing with a clock signal C_k , and makes memory 36 memorize the digital signal outputted from A/D converter 31.

[0029] The read-out circuit 38 reads the digital signal which carried out sequential assignment of the read-out address A_r to memory synchronizing with the clock signal C_k , and was memorized by memory 36.

[0030] Therefore, only the time amount which multiplied by the period of a clock signal C_k is behind [difference ΔA of a write address A_w and the read-out address A_r] in the digital signal written in memory 36, and reading appearance is carried out to it. In addition, according to the delay control signal from a control section 60 mentioned later, the read-out circuit 38 carries out adjustable [of the read-out address A_r] so that ΔA may change.

[0031] The phasing addition circuit 40 inputs into the exaggerated sampling circuit 42 the digital white-noise signal outputted from the noise generator 41 which constitutes the phasing addition circuit of this operation gestalt with the control section 60 mentioned later, and was constituted by DSP.

[0032] If the noise signal sequences outputted from the noise generator 41 are $[N_1, N_2, \dots, N_k, \dots]$, the exaggerated sampling circuit 42 This like $[N_1, 0, \dots, 0, N_2, 0, \dots, 0, \dots, N_k, 0, \dots, 0, \dots]$ Only an image component is shifted to a high region by interpolating between each signal by zero data of two or more $(M-1)$ individuals, and making a digital filter pass this, without changing the signal component of a noise signal itself. Thus, the method which interpolates and filters between signals by $M-1$ data [zero] is called exaggerated sampling M times.

[0033] It is [as opposed to / when are explained in more detail and D/A conversion of the noise signal outputted from the noise generator 41 is carried out at the rate of the frequency f_s of the clock generation machine 44, without carrying out exaggerated sampling processing, as it is shown in drawing 2 / the fundamental component R of a noise signal] the image component I_1 with the nearest frequency. It generates focusing on a frequency f_s . Therefore, this image component I_1 The low pass filter for removing is needed.

[0034] Like the property F of drawing 2 , the treble cut off frequency f_a of this low pass filter is usually the image component I_1 , when maximum of a frequency f_s was set to f_{sm} , the band of the fundamental component R of a noise signal it is whose frequency at the f_{sm} time, and the treble cut off frequency f_a of a filter are set as $f_{sm}/2$, adjustable [of the frequency f_s] is carried out and the band of a fundamental component R is narrowed, since [of a frequency f_s] about $1/2$ was set as 2 . A low pass filter will be passed.

[0035] On the other hand, when exaggerated sampling processing is performed M times to the noise signal outputted from the noise generator 41 like this operation gestalt, it is [as opposed to / as shown in drawing 2 / the fundamental component R of a noise signal] the image component I_2 with the nearest frequency. It generates focusing on frequency $M \cdot f_s$. Also after this has fixed the treble cut off frequency of the low pass filter 45 mentioned later, ranging from $f_a/2$ to $f_{sm}/2$, it can carry out adjustable [of the band of the fundamental component R of a noise signal] mostly by carrying out adjustable [of the frequency f_s].

[0036] Thus, the noise signal by which exaggerated sampling processing was carried out is changed into an analog signal by D/A converter 43. D/A converter 43 changes a noise signal into an analog signal synchronizing with clock signal C_v from the clock generation machine 44, and outputs it to a low pass filter 45.

[0037] The clock generation machine 44 carries out adjustable [of the frequency of clock signal C_v] according to the noise control signal from a control section 60 mentioned later, carries out adjustable [of the band of the fundamental component of a noise signal], and changes the wave of a noise signal.

[0038] The output signal of a low pass filter 45 is changed into a digital signal by A/D converter 46, and is outputted to the quadrature modulation machine 47 by it. In addition, A/D converter 46 performs digital conversion synchronizing with a clock signal C_k .

[0039] The quadrature modulation machine 47 modulates the digital signal by which reading appearance was carried out from the memory 36 of a delay circuit 35 with the digital noise signal

outputted from A/D converter 46, and adds phasing fluctuation and a doppler shift.

[0040] The signal outputted from the quadrature modulation machine 47 is changed into an analog signal by D/A converter 50, and is inputted into an attenuation circuit 51.

[0041] An attenuation circuit 51 changes the magnitude of attenuation to the signal outputted from the quadrature modulation machine 47 according to the attenuation control signal from a control section 60.

[0042] The signal outputted from each attenuation circuit 51 of the propagation path simulation circuits 32 and 33 is inputted and compounded by the synthetic circuit 52, and the composite signal is outputted to the wireless device 2 for assessment from output terminal 30b.

[0043] A control section 60 outputs the input signal when receiving moving [according to the fluctuation pattern set up beforehand, changed continuously the delay control signal, noise control signal, and attenuation control signal over the delay circuit 35, the phasing addition circuit 40, and attenuation circuit 51 of the propagation path simulation circuits 32 and 33, for example,] the electric wave from a base station, when the wireless device 2 for assessment is a mobile station, and the composite signal changed similarly to the wireless device 2.

[0044] Thus, delay processing of the phasing simulator 30 of an operation gestalt memorizes the Sadanobu Tokoro number changed into the digital signal by A/D converter 31 in order of the address in the memory 36 which can specify a write address and the read-out address independently, carries out adjustable [of the difference of the read-out address to a write address], and is carrying out adjustable [of the time delay of a signal] while it reads this one by one in the condition that there is an address difference.

[0045] For this reason, in case a time delay is changed, the exact time delay corresponding to the difference of the address can be given promptly.

[0046] Moreover, phasing attached processing of the phasing simulator 30 After carrying out exaggerated sampling processing of the noise signal of band immobilization to the fixed sampling rate outputted from the noise generator 41 by DSP Carry out D/A conversion, change into an analog signal, the low pass filter 45 of frequency immobilization removes an image component from this signal, and it inputs into the quadrature modulation machine 47. Phasing fluctuation and a doppler shift are given to the signal outputted from the delay circuit 35, adjustable [of the clock frequency to D/A converter 43] is carried out, adjustable [of the band of a noise signal] is carried out, and the amount of phasing fluctuation and the amount of doppler shifts are fluctuated.

[0047] For this reason, a noise signal with a high precision is acquired, phasing fluctuation and a doppler shift with a high precision can be given, moreover adjustable [of the band of a noise signal] can be carried out, without changing the program of DSP, and the hits of a signal do not occur.

[0048]

[The gestalt of other operations] Although the image frequency of the noise signal generated by performing exaggerated sampling processing to a noise signal at the time of D/A conversion was shifted to the high region side and the low pass filter of frequency immobilization had removed the image frequency in phasing attached processing of said operation gestalt The noise signal outputted from the noise generator 41 is changed into the noise signal of an analog with D/A converter 43 like the phasing addition circuit 70 shown in drawing 3 . You may make it a switched capacitor filter (for it to be hereafter described as SCF) 71 remove the image component contained in this noise signal.

[0049] In addition, the low pass filter (LPF) 72 prepared in the latter part of SCF71 is for removing a clock signal Cv component from the output of SCF71.

[0050] SCF71 is a band adjustable filter element which performs the band limit to an input signal with the cut-off frequency according to the frequency of clock signal Cv, and when it uses as a low pass filter, if the frequency of clock signal Cv becomes high, according to it, a treble cut off frequency will shift it to the higher one.

[0051] In a certain clock frequency therefore, like the property G of (a) of drawing 4 If the treble cut off frequency fb of SCF71 is set as the frequency slightly higher than the band of the fundamental component R of a noise signal As shown in (b) of drawing 4 , when it carries out

adjustable [of the frequency of clock signal Cv], the treble cut off frequency fb of SCF71 also changes in the same direction. The amount of phasing fluctuation and the amount of doppler shifts can be changed without being able to remove the image component I of a noise signal, being able to pass the fundamental component R, and generating the hits to a signal.

[0052] In addition, although SCF71 is used as a band adjustable filter, if it can carry out adjustable [of the treble cut off frequency] according to the frequency of the clock signal of D/A converter 43, other band adjustable filters can also be used here.

[0053] Moreover, although this invention was applied to the phasing simulator of the two pass mold which has two propagation path simulation circuits with said operation gestalt, the phasing simulator and propagation path simulation circuit of 3 or more *****s can apply this invention also like the phasing simulator of only one one-pass mold.

[0054] Moreover, although it is made to perform attenuation processing directly with said operation gestalt to the signal which delay processing and phasing attached processing constituted For example, as shown in drawing 5 , exaggerated sampling processing of the noise signal outputted from the noise generator 41 is carried out by the exaggerated sampling circuit 42. You may constitute so that the noise signal by which exaggerated sampling processing was carried out may be inputted into the attenuation circuit 76 of a digital mold, attenuation processing may be performed and the signal which carried out attenuation processing may be changed into an analog signal with D/A converter 43.

[0055] In addition, when an attenuation circuit 76 is formed between a noise generator 41 and the exaggerated sampling circuit 42, an attenuation circuit will operate synchronizing with the clock of D/A converter 43, but like drawing 5 , when an attenuation circuit 76 is formed between the exaggerated sampling circuit 42 and D/A converter 43, attenuation control and adjustable control of the clock of D/A converter 43 can be performed independently, and attenuation processing can be performed without delay.

[0056] In addition, when an attenuation circuit is prepared in a phasing addition circuit like drawing 5 , the output of D/A converter 50 is compounded by the synthetic circuit 52, and it gives to the wireless device 2.

[0057]

[Effect of the Invention] As explained above, by the phasing simulator of claim 1 of this invention, the Sadanobu Tokoro number changed into the digital signal by the A/D converter is memorized in order of the address in the memory which can specify a write address and the read-out address independently, and while reading this one by one in the condition that there is an address difference, adjustable [of the difference of the read-out address to a write address] is carried out, and it is carrying out adjustable [of the time delay of a signal].

[0058] For this reason, in case a time delay is changed, the exact time delay corresponding to the difference of the address can be given promptly.

[0059] moreover, by the phasing simulator of claim 2 of this invention After carrying out exaggerated sampling processing of the digital noise signal outputted from the noise generator While modulating a Sadanobu Tokoro number with the noise signal which carried out D/A conversion, changed into the analog signal, removed the image component from this signal with the low pass filter of frequency immobilization, and removed this image component Adjustable [of the clock frequency to a D/A converter] was carried out, adjustable [of the band of a noise signal] was carried out, and phasing fluctuation and a doppler shift are given to the predetermined signal.

[0060] For this reason, phasing fluctuation and a doppler shift with a high precision can be given, moreover adjustable [of the band of a noise signal] can be carried out, without changing a program, and the hits of a signal do not occur.

[0061] moreover, by the phasing simulator of claim 4 of this invention Carry out D/A conversion of the digital noise signal outputted from the noise generator, and it changes into an analog signal. While modulating a Sadanobu Tokoro number with the noise signal which removed the image component from this signal with the band adjustable filter, and removed this image component Adjustable [of the clock frequency to a D/A converter] was carried out, adjustable [of the band of a noise signal] was carried out, and phasing fluctuation and a doppler shift are

given to the predetermined signal.

[0062] For this reason, phasing fluctuation and a doppler shift with a high precision can be given, moreover adjustable [of the band of a noise signal] can be carried out, without changing a program, and the hits of a signal do not occur.

[Translation done.]

*** NOTICES ***

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

TECHNICAL FIELD

[Field of the Invention] This invention performs delay processing, phasing attached processing, and attenuation processing to a predetermined signal, and in the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which performed these processings, in case delay characteristics and a phasing property are changed, it relates to the technique for making it not generate the hits of a signal.

[Translation done.]

*** NOTICES ***

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

PRIOR ART

[Description of the Prior Art] It is necessary supposing many propagation paths to check actuation of wireless devices, such as a testing-machine machine for examining a terminal, a base station, or them, in the system which communicates by the electric wave.

[0003] Especially, in the case of a mobile station, the propagation property of a propagation path is sharply changed with time amount. The element of fluctuation of this propagation property is attenuation fluctuation by the travelling period difference of a multi-pass, phasing fluctuation, doppler shift fluctuation, a shelter, etc., in order to check actuation of a wireless device, needs to carry out delay processing, phasing attached processing, and attenuation processing to a predetermined signal, and needs to give the signal which performed these processings to a wireless device as a simulation propagation signal.

[0004] Drawing 6 shows the configuration of the phasing simulator 10 of the multi-pass mold generally used for such the object.

[0005] This phasing simulator 10 receives the Sadanobu Tokoro number (signal of the stable analog used for a communication link) outputted from the signal generator 1 through input terminal 10a, branches and inputs this into two propagation path simulation circuits 11 and 12.

[0006] The propagation path simulation circuits 11 and 12 are constituted by the attenuation circuit 21 which gives attenuation to the signal outputted from the delay circuit 13 delayed in a predetermined signal, the phasing addition circuit 17 which gives phasing fluctuation and a doppler shift to the signal outputted from the delay circuit 13, and the phasing addition circuit 17.

[0007] The delay circuit 13 is constituted by A/D converter 14 which changes an input signal into a digital signal, the shift register 15 which undergoes the output of A/D converter 14 and is made to generate fixed delay, and D/A converter 16 which changes the output from a shift register 15 into an analog signal, and changes the time delay over a Sadanobu Tokoro number by carrying out adjustable [of the number of stages of a shift register 15] with the control signal from the control section which is not illustrated.

[0008] The phasing addition circuit 17 is constituted by the noise generator 18, D/A converter 19, and the quadrature modulation machine 20, and with D/A converter 19, the digital white-noise signal outputted from a noise generator 18 is changed into the noise signal of an analog, and it outputs it to the quadrature modulation machine 20.

[0009] With the noise signal outputted from D/A converter 19, the quadrature modulation machine 20 modulates the amplitude and phase of a predetermined signal, and gives phasing fluctuation and a doppler shift.

[0010] This phasing addition circuit 17 changes the amount of phasing fluctuation and the amount of doppler shifts to a predetermined signal by changing the program of a noise generator 18 with the control signal from a control section.

[0011] Moreover, an attenuation circuit 21 changes the magnitude of attenuation to the signal outputted from the phasing addition circuit 17 by the control signal from a control section.

[0012] Thus, the output of two constituted propagation path simulation circuits 11 and 12 is equivalent to the electric wave which was discharged from the same transmitter and passed through two different propagation paths, and can check actuation of the wireless device 2 by the

actual busy condition by inputting into the wireless device 2 for assessment the composite signal which compounded both the output by the synthetic circuit 22 from output terminal 10b.

[Translation done.]

*** NOTICES ***

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

EFFECT OF THE INVENTION

[Effect of the Invention] As explained above, by the phasing simulator of claim 1 of this invention, the Sadanobu Tokoro number changed into the digital signal by the A/D converter is memorized in order of the address in the memory which can specify a write address and the read-out address independently, and while reading this one by one in the condition that there is an address difference, adjustable [of the difference of the read-out address to a write address.] is carried out, and it is carrying out adjustable [of the time delay of a signal].

[0058] For this reason, in case a time delay is changed, the exact time delay corresponding to the difference of the address can be given promptly.

[0059] moreover, by the phasing simulator of claim 2 of this invention After carrying out exaggerated sampling processing of the digital noise signal outputted from the noise generator While modulating a Sadanobu Tokoro number with the noise signal which carried out D/A conversion, changed into the analog signal, removed the image component from this signal with the low pass filter of frequency immobilization, and removed this image component Adjustable [of the clock frequency to a D/A converter] was carried out, adjustable [of the band of a noise signal] was carried out, and phasing fluctuation and a doppler shift are given to the predetermined signal.

[0060] For this reason, phasing fluctuation and a doppler shift with a high precision can be given, moreover adjustable [of the band of a noise signal] can be carried out, without changing a program, and the hits of a signal do not occur.

[0061] moreover, by the phasing simulator of claim 4 of this invention Carry out D/A conversion of the digital noise signal outputted from the noise generator, and it changes into an analog signal. While modulating a Sadanobu Tokoro number with the noise signal which removed the image component from this signal with the band adjustable filter, and removed this image component Adjustable [of the clock frequency to a D/A converter] was carried out, adjustable [of the band of a noise signal] was carried out, and phasing fluctuation and a doppler shift are given to the predetermined signal.

[0062] For this reason, phasing fluctuation and a doppler shift with a high precision can be given, moreover adjustable [of the band of a noise signal] can be carried out, without changing a program, and the hits of a signal do not occur.

[Translation done.]

*** NOTICES ***

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] However, by the above mentioned conventional phasing simulator, whenever it changes the amount of phasing fluctuation etc., the program of a noise generator will have to be changed, and the hits of a signal will occur between program modification.

[0014] Moreover, by the approach of changing the number of stages of a shift register like the above mentioned delay circuit, and carrying out adjustable [of the time delay], even if it changes the number of stages of a shift register for time delay modification, the delay signal meant promptly may not be outputted and trouble is in the check of a wireless device of operation.

[0015] This invention aims at offering the phasing simulator which solved these problems.

[Translation done.]

*** NOTICES ***

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

MEANS

[Means for Solving the Problem] In order to attain said object, the phasing simulator of claim 1 of this invention The delay circuit which performs delay processing to the inputted Sadanobu Tokoro number, and the phasing addition circuit which adds phasing fluctuation in response to the output of said delay circuit, In the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which has the attenuation circuit which carries out attenuation processing of the output of said phasing addition circuit, and performed these processings of each The memory as which it has the A/D converter (31) which changes said Sadanobu Tokoro number into a digital signal, and said delay circuit can specify a write address and the read-out address independently (36), A write-in means to make said memory memorize the digital signal which specified the write address to said memory in predetermined order, and was outputted from said A/D converter (37), A read-out means to read the digital signal which carried out sequential assignment of the read-out address to said memory, and was memorized by said memory, and to send out to said phasing addition circuit (38), The aforementioned read-out means carried out adjustable control of the read-out address specified as said memory, and it has the control means (60) which carries out adjustable [of the time delay until reading appearance of the digital signal memorized by said memory is carried out] to arbitration.

[0017] Moreover, the phasing simulator of claim 2 of this invention The delay circuit which performs delay processing to the inputted Sadanobu Tokoro number, and the phasing addition circuit which adds phasing fluctuation in response to the output of said delay circuit, In the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which has the attenuation circuit which carries out attenuation processing of the output of said phasing addition circuit, and performed these processings of each The noise generator with which said phasing addition circuit generates a digital noise signal (41), An exaggerated sampling means to carry out exaggerated sampling processing of said noise signal, and to shift the image component of a noise signal to a high region side (42), The frequency adjustable clock generation machine (44) which outputs a clock signal, and the D/A converter which changes into an analog signal said noise signal by which exaggerated sampling processing was carried out synchronizing with the clock signal from said clock generation machine (43), The low pass filter which removes said image component from the noise signal changed into the analog signal by said D/A converter (45), The output signal of said delay circuit is modulated with the output signal of said low pass filter. It has the control means (60) which carries out adjustable control of the clock frequency of the modulator (47) which gives phasing fluctuation and a doppler shift, and said clock generation machine, and carries out adjustable [of the amount of phasing fluctuation to an output signal and the amount of doppler shifts of said delay circuit] to arbitration.

[0018] Moreover, the phasing simulator of claim 3 of this invention is characterized by said attenuation circuit giving attenuation indirectly to the output signal of said delay circuit by performing attenuation processing to the output signal of said exaggerated sampling means in a phasing simulator according to claim 2.

[0019] Moreover, the phasing simulator of claim 4 of this invention The delay circuit which

performs delay processing to the inputted Sadanobu Tokoro number, and the phasing addition circuit which adds phasing fluctuation in response to the output of said delay circuit. In the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which has the attenuation circuit which carries out attenuation processing of the output of said phasing addition circuit, and performed these processings of each. The noise generator with which said phasing addition circuit generates a digital noise signal (41), The frequency adjustable clock generation machine (44) which outputs a clock signal, and the D/A converter which changes said noise signal into an analog signal synchronizing with the clock signal from said clock generation machine (43), The band adjustable filter from which the image component contained in the noise signal which the treble cut off frequency changed according to the frequency of the clock signal from said clock generation machine, and was outputted from said D/A converter is removed (71), The output signal of said delay circuit is modulated with the output signal of said band adjustable filter. It has the control means (60) which carries out adjustable control of the clock frequency of the modulator (47) which gives phasing fluctuation and a doppler shift, and said clock generation machine, and carries out adjustable [of the amount of phasing fluctuation to an output signal and the amount of doppler shifts of said delay circuit] to arbitration.

[0020] Moreover, in a phasing simulator according to claim 4, the phasing simulator of claim 5 of this invention is characterized by giving attenuation indirectly to the output signal of said delay circuit, when said attenuation circuit performs attenuation processing to the noise signal outputted from said noise generator.

[0021]

[Embodiment of the Invention] Hereafter, 1 operation gestalt of this invention is explained based on a drawing. Drawing 1 shows the configuration of the phasing simulator 30 of the two pass mold of 1 operation gestalt of this invention.

[0022] In addition, this invention operates also by the phasing simulator of an one-pass mold. In the case of a two pass mold, in the case of an one-pass mold, it becomes with the trial of only the direct propagation root to the trial of the 2 roots of the direct propagation root for example, between stations and the root of a reflected wave being possible. 2 propagation root of a reflected wave other than a reflected wave as a two pass mold can also be examined. Moreover, pass is increased with three pass, four pass, and --, and it can also examine. Since all of a principle are the same, a two pass mold explains here.

[0023] In drawing 1, the Sadanobu Tokoro number outputted from a signal generator 1 is inputted into A/D converter 31 through input terminal 30a of the phasing simulator 30.

[0024] A/D converter 31 samples a predetermined signal with the period which synchronizes with a clock signal Ck, and changes it into a digital signal.

[0025] The Sadanobu Tokoro number changed into the digital signal branches, and is inputted into two propagation path simulation circuits 32 and 33 by A/D converter 31.

[0026] The propagation path simulation circuits 32 and 33 are the same configurations, and are constituted by the delay circuit 35, the phasing addition circuit 40, D/A converter 50, and the attenuation circuit 51, respectively.

[0027] A delay circuit 35 constitutes the delay circuit of this operation gestalt with the control section 60 mentioned later, and is constituted by memory 36, the write-in circuit 37, and the read-out circuit 38. Memory 36 can specify a write address and the read-out address independently, and is formed by the dual port RAM which has independent input/output port.

[0028] The write-in circuit 37 specifies the write address Aw to memory 36 in predetermined order synchronizing with a clock signal Ck, and makes memory 36 memorize the digital signal outputted from A/D converter 31.

[0029] The read-out circuit 38 reads the digital signal which carried out sequential assignment of the read-out address Ar to memory synchronizing with the clock signal Ck, and was memorized by memory 36.

[0030] Therefore, only the time amount which multiplied by the period of a clock signal Ck is behind [difference ΔA of a write address Aw and the read-out address Ar] in the digital signal written in memory 36, and reading appearance is carried out to it. In addition, according to

the delay control signal from a control section 60 mentioned later, the read-out circuit 38 carries out adjustable [of the read-out address A_r] so that ΔA may change.

[0031] The phasing addition circuit 40 inputs into the exaggerated sampling circuit 42 the digital white-noise signal outputted from the noise generator 41 which constitutes the phasing addition circuit of this operation gestalt with the control section 60 mentioned later, and was constituted by DSP.

[0032] If the noise signal sequences outputted from the noise generator 41 are $[N_1, N_2, \dots, N_k, \dots]$, the exaggerated sampling circuit 42 This like $[N_1, 0, \dots, 0, N_2, 0, \dots, 0, \dots, N_k, 0, \dots, 0, \dots]$ Only an image component is shifted to a high region by interpolating between each signal by zero data of two or more $(M-1)$ individuals, and making a digital filter pass this, without changing the signal component of a noise signal itself. Thus, the method which interpolates and filters between signals by $M-1$ data [zero] is called exaggerated sampling M times.

[0033] It is [as opposed to / when are explained in more detail and D/A conversion of the noise signal outputted from the noise generator 41 is carried out at the rate of the frequency f_s of the clock generation machine 44, without carrying out exaggerated sampling processing, as it is shown in drawing 2 / the fundamental component R of a noise signal] the image component I_1 with the nearest frequency. It generates focusing on a frequency f_s . Therefore, this image component I_1 The low pass filter for removing is needed.

[0034] Like the property F of drawing 2 , the treble cut off frequency f_a of this low pass filter is usually the image component I_1 , when maximum of a frequency f_s was set to f_{sm} , the band of the fundamental component R of a noise signal it is whose frequency at the f_{sm} time, and the treble cut off frequency f_a of a filter are set as $f_{sm}/2$, adjustable [of the frequency f_s] is carried out and the band of a fundamental component R is narrowed, since [of a frequency f_s] about $1/$ was set as 2 . A low pass filter will be passed.

[0035] On the other hand, when exaggerated sampling processing is performed M times to the noise signal outputted from the noise generator 41 like this operation gestalt, it is [as opposed to / as shown in drawing 2 / the fundamental component R of a noise signal] the image component I_2 with the nearest frequency. It generates focusing on frequency $M \cdot f_s$. Also after this has fixed the treble cut off frequency of the low pass filter 45 mentioned later, ranging from $f_a/2$ to $f_{sm}/2$, it can carry out adjustable [of the band of the fundamental component R of a noise signal] mostly by carrying out adjustable [of the frequency f_s].

[0036] Thus, the noise signal by which exaggerated sampling processing was carried out is changed into an analog signal by D/A converter 43. D/A converter 43 changes a noise signal into an analog signal synchronizing with clock signal C_v from the clock generation machine 44, and outputs it to a low pass filter 45.

[0037] The clock generation machine 44 carries out adjustable [of the frequency of clock signal C_v] according to the noise control signal from a control section 60 mentioned later, carries out adjustable [of the band of the fundamental component of a noise signal], and changes the wave of a noise signal.

[0038] The output signal of a low pass filter 45 is changed into a digital signal by A/D converter 46, and is outputted to the quadrature modulation machine 47 by it. In addition, A/D converter 46 performs digital conversion synchronizing with a clock signal C_k .

[0039] The quadrature modulation machine 47 modulates the digital signal by which reading appearance was carried out from the memory 36 of a delay circuit 35 with the digital noise signal outputted from A/D converter 46, and adds phasing fluctuation and a doppler shift.

[0040] The signal outputted from the quadrature modulation machine 47 is changed into an analog signal by D/A converter 50, and is inputted into an attenuation circuit 51.

[0041] An attenuation circuit 51 changes the magnitude of attenuation to the signal outputted from the quadrature modulation machine 47 according to the attenuation control signal from a control section 60.

[0042] The signal outputted from each attenuation circuit 51 of the propagation path simulation circuits 32 and 33 is inputted and compounded by the synthetic circuit 52, and the composite signal is outputted to the wireless device 2 for assessment from output terminal 30b.

[0043] A control section 60 outputs the input signal when receiving moving [according to the

fluctuation pattern set up beforehand, changed continuously the delay control signal, noise control signal, and attenuation control signal over the delay circuit 35, the phasing addition circuit 40, and attenuation circuit 51 of the propagation path simulation circuits 32 and 33, for example,] the electric wave from a base station, when the wireless device 2 for assessment is a mobile station, and the composite signal changed similarly to the wireless device 2.

[0044] Thus, delay processing of the phasing simulator 30 of an operation gestalt memorizes the Sadanobu Tokoro number changed into the digital signal by A/D converter 31 in order of the address in the memory 36 which can specify a write address and the read-out address independently, carries out adjustable [of the difference of the read-out address to a write address], and is carrying out adjustable [of the time delay of a signal] while it reads this one by one in the condition that there is an address difference.

[0045] For this reason, in case a time delay is changed, the exact time delay corresponding to the difference of the address can be given promptly.

[0046] Moreover, phasing attached processing of the phasing simulator 30 After carrying out exaggerated sampling processing of the noise signal of band immobilization to the fixed sampling rate outputted from the noise generator 41 by DSP Carry out D/A conversion, change into an analog signal, the low pass filter 45 of frequency immobilization removes an image component from this signal, and it inputs into the quadrature modulation machine 47. Phasing fluctuation and a doppler shift are given to the signal outputted from the delay circuit 35, adjustable [of the clock frequency to D/A converter 43] is carried out, adjustable [of the band of a noise signal] is carried out, and the amount of phasing fluctuation and the amount of doppler shifts are fluctuated.

[0047] For this reason, a noise signal with a high precision is acquired, phasing fluctuation and a doppler shift with a high precision can be given, moreover adjustable [of the band of a noise signal] can be carried out, without changing the program of DSP, and the hits of a signal do not occur.

[0048]

[The gestalt of other operations] Although the image frequency of the noise signal generated by performing exaggerated sampling processing to a noise signal at the time of D/A conversion was shifted to the high region side and the low pass filter of frequency immobilization had removed the image frequency in phasing attached processing of said operation gestalt The noise signal outputted from the noise generator 41 is changed into the noise signal of an analog with D/A converter 43 like the phasing addition circuit 70 shown in drawing 3 . You may make it a switched capacitor filter (for it to be hereafter described as SCF) 71 remove the image component contained in this noise signal.

[0049] In addition, the low pass filter (LPF) 72 prepared in the latter part of SCF71 is for removing a clock signal Cv component from the output of SCF71.

[0050] SCF71 is a band adjustable filter element which performs the band limit to an input signal with the cut-off frequency according to the frequency of clock signal Cv, and when it uses as a low pass filter, if the frequency of clock signal Cv becomes high, according to it, a treble cut off frequency will shift it to the higher one.

[0051] In a certain clock frequency therefore, like the property G of (a) of drawing 4 If the treble cut off frequency fb of SCF71 is set as the frequency slightly higher than the band of the fundamental component R of a noise signal As shown in (b) of drawing 4 , when it carries out adjustable [of the frequency of clock signal Cv], the treble cut off frequency fb of SCF71 also changes in the same direction. The amount of phasing fluctuation and the amount of doppler shifts can be changed without being able to remove the image component I of a noise signal, being able to pass the fundamental component R, and generating the hits to a signal.

[0052] In addition, although SCF71 is used as a band adjustable filter, if it can carry out adjustable [of the treble cut off frequency] according to the frequency of the clock signal of D/A converter 43, other band adjustable filters can also be used here.

[0053] Moreover, although this invention was applied to the phasing simulator of the two pass mold which has two propagation path simulation circuits with said operation-gestalt, the phasing simulator and propagation path simulation circuit of 3 or more ***** can apply this invention

also like the phasing simulator of only one one-pass mold.

[0054] Moreover, although it is made to perform attenuation processing directly with said operation gestalt to the signal which delay processing and phasing attached processing constituted For example, as shown in drawing 5 , exaggerated sampling processing of the noise signal outputted from the noise generator 41 is carried out by the exaggerated sampling circuit 42. You may constitute so that the noise signal by which exaggerated sampling processing was carried out may be inputted into the attenuation circuit 76 of a digital mold, attenuation processing may be performed and the signal which carried out attenuation processing may be changed into an analog signal with D/A converter 43.

[0055] In addition, when an attenuation circuit 76 is formed between a noise generator 41 and the exaggerated sampling circuit 42, an attenuation circuit will operate synchronizing with the clock of D/A converter 43, but like drawing 5 , when an attenuation circuit 76 is formed between the exaggerated sampling circuit 42 and D/A converter 43, attenuation control and adjustable control of the clock of D/A converter 43 can be performed independently, and attenuation processing can be performed without delay.

[0056] In addition, when an attenuation circuit is prepared in a phasing addition circuit like drawing 5 , the output of D/A converter 50 is compounded by the synthetic circuit 52, and it gives to the wireless device 2.

[Translation done.]

*** NOTICES ***

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] The block diagram showing the configuration of 1 operation gestalt of this invention

[Drawing 2] Drawing for explaining actuation of 1 operation gestalt

[Drawing 3] The block diagram showing the configuration of other operation gestalten of this invention

[Drawing 4] Drawing for explaining actuation of other operation gestalten

[Drawing 5] The block diagram showing the configuration of other operation gestalten of this invention

[Drawing 6] The block diagram showing the configuration of equipment conventionally

[Description of Notations]

30 Phasing Simulator

31 A/D Converter

32 33 Propagation path simulation circuit

35 Delay Circuit

36 Memory

37 Write-in Circuit

38 Read-out Circuit

40 Phasing Addition Circuit

41 Noise Generator

42 Exaggerated Sampling Circuit

43 D/A Converter

44 Clock Generation Machine

45 Low Pass Filter

46 A/D Converter

47 Quadrature Modulation Machine

50 D/A Converter

51 Attenuation Circuit

52 Synthetic Circuit

60 Control Section

[Translation done.]

JPO and INPIT are not responsible for any damages caused by the use of this translation.

2.**** shows the word which can not be translated.

3. In the drawings, any words are not translated.

[procedure amendment]


[Procedure amendment 1]

[Item(s) to be Amended] Complete diagram


[Method of Amendment] Modification

[Proposed Amendment]


[Drawing 1]




[Drawing 2]




[Drawing 3]




[Drawing 4]



[Drawing 5]



[Drawing 6]



[procedure amendment]

[Filing Date] July 9, Heisei 11

[Procedure amendment 1]

[Document to be Amended] Description

[Item(s) to be Amended] Whole sentence

[Method of Amendment] Modification

[Proposed Amendment]

[Document Name] Description

[Title of the Invention] Phasing simulator

[Claim(s)]

[Claim 1] In the phasing simulator output as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which has the delay circuit which performs delay processing to the inputted Sadanobu Tokoro number, the phasing addition circuit which adds phasing fluctuation in response to the output of said delay circuit, and the attenuation circuit which carries out attenuation processing of the output of said phasing addition circuit, and performed these processings of each,
Said phasing addition circuit

The noise generator which generates a digital noise signal (41),

An exaggerated sampling means to carry out exaggerated sampling processing of said noise signal, and to shift the image component of a noise signal to a high region side (42),

The frequency adjustable clock generation machine which outputs a clock signal (44),

The D/A converter which changes into an analog signal said noise signal by which exaggerated sampling processing was carried out synchronizing with the clock signal from said clock generation machine (43),

The low pass filter which removes said image component from the noise signal changed into the analog signal by said D/A converter (45),

The modulator which modulates the output signal of said delay circuit and gives phasing fluctuation and a doppler shift with the output signal of said low pass filter (47),

The phasing simulator which carries out adjustable control of the clock frequency of said clock generation machine, and is characterized by having the control means (60) which carries out adjustable [of the amount of phasing fluctuation to an output signal and the amount of doppler shifts of said delay circuit] to arbitration.

[Claim 2] Said attenuation circuit is a phasing simulator according to claim 1 characterized by giving attenuation indirectly to the output signal of said delay circuit by performing attenuation processing to the output signal of said exaggerated sampling means.

[Claim 3] In the phasing simulator output as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which has the delay circuit which performs delay processing to the inputted Sadanobu Tokoro number, the phasing addition circuit which adds phasing fluctuation in response to the output of said delay circuit, and the attenuation circuit which carries out attenuation processing of the output of said phasing addition circuit, and performed these processings of each,
Said phasing addition circuit

The noise generator which generates a digital noise signal (41),

The frequency adjustable clock generation machine which outputs a clock signal (44),

The D/A converter which changes said noise signal into an analog signal synchronizing with the clock signal from said clock generation machine (43),

The band adjustable filter from which the image component contained in the noise signal which the treble cut off frequency changed according to the frequency of the clock signal from said clock generation machine, and was outputted from said D/A converter is removed (71),

The modulator which modulates the output signal of said delay circuit and gives phasing fluctuation and a doppler shift with the output signal of said band adjustable filter (47),

The phasing simulator which carries out adjustable control of the clock frequency of said clock generation machine, and is characterized by having the control means (60) which carries out adjustable [of the amount of phasing fluctuation to an output signal and the amount of doppler shifts of said delay circuit] to arbitration.

[Claim 4] The phasing simulator according to claim 3 characterized by giving attenuation indirectly to the output signal of said delay circuit when said attenuation circuit performs attenuation processing to the noise signal outputted from said noise generator.

[Claim 5] It has the A/D converter (31) which changes said Sadanobu Tokoro number into a

digital signal,

Said delay circuit

Memory which can specify a write address and the read-out address independently (36),

A write-in means to make said memory memorize the digital signal which specified the write address to said memory in predetermined order, and was outputted from said A/D converter (37),

It has a read-out means (38) to read the digital signal which carried out sequential assignment of the read-out address to said memory, and was memorized by said memory, and to send out to said phasing addition circuit,

Said control means,

Claim 1 which the aforementioned read-out means carries out adjustable control of the read-out address specified as said memory, and is characterized by carrying out adjustable [of the time delay until reading appearance of the digital signal memorized by said memory is carried out] to arbitration, or a phasing simulator according to claim 2, 3, or 4.

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention performs delay processing, phasing attached processing, and attenuation processing to a predetermined signal, and in the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which performed these processings, in case delay characteristics and a phasing property are changed, it relates to the technique for making it not generate the hits of a signal.

[0002]

[Description of the Prior Art] It is necessary supposing many propagation paths to check actuation of wireless devices, such as a testing-machine machine for examining a terminal, a base station, or them, in the system which communicates by the electric wave.

[0003] Especially, in the case of a mobile station, the propagation property of a propagation path is sharply changed with time amount. The element of fluctuation of this propagation property is attenuation fluctuation by the travelling period difference of a multi-pass, phasing fluctuation, doppler shift fluctuation, a shelter, etc., in order to check actuation of a wireless device, needs to carry out delay processing, phasing attached processing, and attenuation processing to a predetermined signal, and needs to give the signal which performed these processings to a wireless device as a simulation propagation signal.

[0004] Drawing 6 shows the configuration of the phasing simulator 10 of the multi-pass mold generally used for such the object.

[0005] This phasing simulator 10 receives the Sadanobu Tokoro number (signal of the stable analog used for a communication link) outputted from the signal generator 1 through input terminal 10a, branches and inputs this into two propagation path simulation circuits 11 and 12.

[0006] The propagation path simulation circuits 11 and 12 are constituted by the attenuation circuit 21 which gives attenuation to the signal outputted from the delay circuit 13 delayed in a predetermined signal, the phasing addition circuit 17 which gives phasing fluctuation and a doppler shift to the signal outputted from the delay circuit 13, and the phasing addition circuit 17.

[0007] The delay circuit 13 is constituted by A/D converter 14 which changes an input signal into a digital signal, the shift register 15 which undergoes the output of A/D converter 14 and is made to generate fixed delay, and D/A converter 16 which changes the output from a shift register 15 into an analog signal, and changes the time delay over a Sadanobu Tokoro number by carrying out adjustable [of the number of stages of a shift register 15] with the control signal from the control section which is not illustrated.

[0008] The phasing addition circuit 17 is constituted by the noise generator 18, D/A converter 19, and the quadrature modulation machine 20, and with D/A converter 19, the digital white-noise signal outputted from a noise generator 18 is changed into the noise signal of an analog, and it outputs it to the quadrature modulation machine 20.

[0009] With the noise signal outputted from D/A converter 19, the quadrature modulation

machine 20 modulates the amplitude and phase of a predetermined signal, and gives phasing fluctuation and a doppler shift.

[0010] This phasing addition circuit 17 changes the amount of phasing fluctuation and the amount of doppler shifts to a predetermined signal by changing the program of a noise generator 18 with the control signal from a control section.

[0011] Moreover, an attenuation circuit 21 changes the magnitude of attenuation to the signal outputted from the phasing addition circuit 17 by the control signal from a control section.

[0012] Thus, the output of two constituted propagation path simulation circuits 11 and 12 is equivalent to the electric wave which was discharged from the same transmitter and passed through two different propagation paths, and can check actuation of the wireless device 2 by the actual busy condition by inputting into the wireless device 2 for assessment the composite signal which compounded both the output by the synthetic circuit 22 from output terminal 10b.

[0013]

[Problem(s) to be Solved by the Invention] However, by the above mentioned conventional phasing simulator, whenever it changes the amount of phasing fluctuation etc., the program of a noise generator will have to be changed, and the hits of a signal will occur between program modification.

[0014] Moreover, by the approach of changing the number of stages of a shift register like the above mentioned delay circuit, and carrying out adjustable [of the time delay], even if it changes the number of stages of a shift register for time delay modification, the delay signal meant promptly may not be outputted and trouble is in the check of a wireless device of operation.

[0015] This invention aims at offering the phasing simulator which solved these problems.

[0016]

[Means for Solving the Problem] In order to attain said object, the phasing simulator of claim 1 of this invention The delay circuit which performs delay processing to the inputted Sadanobu Tokoro number, and the phasing addition circuit which adds phasing fluctuation in response to the output of said delay circuit, In the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which has the attenuation circuit which carries out attenuation processing of the output of said phasing addition circuit, and performed these processings of each The noise generator with which said phasing addition circuit generates a digital noise signal (41), An exaggerated sampling means to carry out exaggerated sampling processing of said noise signal, and to shift the image component of a noise signal to a high region side (42), The frequency adjustable clock generation machine (44) which outputs a clock signal, and the D/A converter which changes into an analog signal said noise signal by which exaggerated sampling processing was carried out synchronizing with the clock signal from said clock generation machine (43), The low pass filter which removes said image component from the noise signal changed into the analog signal by said D/A converter (45), The output signal of said delay circuit is modulated with the output signal of said low pass filter. It has the control means (60) which carries out adjustable control of the clock frequency of the modulator (47) which gives phasing fluctuation and a doppler shift, and said clock generation machine, and carries out adjustable [of the amount of phasing fluctuation to an output signal and the amount of doppler shifts of said delay circuit] to arbitration.

[0017] Moreover, the phasing simulator of claim 2 of this invention is characterized by said attenuation circuit giving attenuation indirectly to the output signal of said delay circuit by performing attenuation processing to the output signal of said exaggerated sampling means in a phasing simulator according to claim 1.

[0018] Moreover, the phasing simulator of claim 3 of this invention The delay circuit which performs delay processing to the inputted Sadanobu Tokoro number, and the phasing addition circuit which adds phasing fluctuation in response to the output of said delay circuit, In the phasing simulator outputted as a simulation propagation signal which spread the propagation path from which a propagation property changes the signal which has the attenuation circuit which carries out attenuation processing of the output of said phasing addition circuit, and performed these processings of each The noise generator with which said phasing addition circuit generates

a digital noise signal (41), The frequency adjustable clock generation machine (44) which outputs a clock signal, and the D/A converter which changes said noise signal into an analog signal synchronizing with the clock signal from said clock generation machine (43), The band adjustable filter from which the image component contained in the noise signal which the treble cut off frequency changed according to the frequency of the clock signal from said clock generation machine, and was outputted from said D/A converter is removed (71), The output signal of said delay circuit is modulated with the output signal of said band adjustable filter. It has the control means (60) which carries out adjustable control of the clock frequency of the modulator (47) which gives phasing fluctuation and a doppler shift, and said clock generation machine, and carries out adjustable [of the amount of phasing fluctuation to an output signal and the amount of doppler shifts of said delay circuit] to arbitration.

[0019] Moreover, in a phasing simulator according to claim 3, the phasing simulator of claim 4 of this invention is characterized by giving attenuation indirectly to the output signal of said delay circuit, when said attenuation circuit performs attenuation processing to the noise signal outputted from said noise generator.

[0020] Moreover, the phasing simulator of claim 5 of this invention In claim 1, or a phasing simulator according to claim 2, 3, or 4 The memory as which it has the A/D converter (31) which changes said Sadanobu Tokoro number into a digital signal, and said delay circuit can specify a write address and the read-out address independently (36), A write-in means to make said memory memorize the digital signal which specified the write address to said memory in predetermined order, and was outputted from said A/D converter (37), It has a read-out means (38) to read the digital signal which carried out sequential assignment of the read-out address to said memory, and was memorized by said memory, and to send out to said phasing addition circuit. The aforementioned read-out means carries out adjustable control of the read-out address specified as said memory, and said control means is characterized by carrying out adjustable [of the time delay until reading appearance of the digital signal memorized by said memory is carried out] to arbitration.

[0021]

[Embodiment of the Invention] Hereafter, 1. operation gestalt of this invention is explained based on a drawing. Drawing 1 shows the configuration of the phasing simulator 30 of the two pass mold of 1 operation gestalt of this invention.

[0022] In addition, this invention operates also by the phasing simulator of an one-pass mold. In the case of a two pass mold, in the case of an one-pass mold, it becomes with the trial of only the direct propagation root to the trial of the 2 roots of the direct propagation root for example, between stations and the root of a reflected wave being possible. 2 propagation root of a reflected wave other than a reflected wave as a two pass mold can also be examined. Moreover, pass is increased with three pass, four pass, and —, and it can also examine. Since all of a principle are the same, a two pass mold explains here.

[0023] In drawing 1, the Sadanobu Tokoro number outputted from a signal generator 1 is inputted into A/D converter 31 through input terminal 30a of the phasing simulator 30.

[0024] A/D converter 31 samples a predetermined signal with the period which synchronizes with a clock signal Ck, and changes it into a digital signal.

[0025] The Sadanobu Tokoro number changed into the digital signal branches, and is inputted into two propagation path simulation circuits 32 and 33 by A/D converter 31.

[0026] The propagation path simulation circuits 32 and 33 are the same configurations, and are constituted by the delay circuit 35, the phasing addition circuit 40, D/A converter 50, and the attenuation circuit 51, respectively.

[0027] A delay circuit 35 constitutes the delay circuit of this operation gestalt with the control section 60 mentioned later, and is constituted by memory 36, the write-in circuit 37, and the read-out circuit 38. Memory 36 can specify a write address and the read-out address independently, and is formed by the dual port RAM which has independent input/output port.

[0028] The write-in circuit 37 specifies the write address Aw to memory 36 in predetermined order synchronizing with a clock signal Ck, and makes memory 36 memorize the digital signal outputted from A/D converter 31.

[0029] The read-out circuit 38 reads the digital signal which carried out sequential assignment of the read-out address A_r to memory synchronizing with the clock signal C_k , and was memorized by memory 36.

[0030] Therefore, only the time amount which multiplied by the period of a clock signal C_k is behind [difference ΔA of a write address A_w and the read-out address A_r] in the digital signal written in memory 36, and reading appearance is carried out to it. In addition, according to the delay control signal from a control section 60 mentioned later, the read-out circuit 38 carries out adjustable [of the read-out address A_r] so that ΔA may change.

[0031] The phasing addition circuit 40 inputs into the exaggerated sampling circuit 42 the digital white-noise signal outputted from the noise generator 41 which constitutes the phasing addition circuit of this operation gestalt with the control section 60 mentioned later, and was constituted by DSP.

[0032] If the noise signal sequences outputted from the noise generator 41 are $[N_1, N_2, \dots, N_k, \dots]$, the exaggerated sampling circuit 42 This like $[N_1, 0, \dots, 0, N_2, 0, \dots, 0, \dots, N_k, 0, \dots, 0, \dots]$ Only an image component is shifted to a high region by interpolating between each signal by zero data of two or more ($M-1$) individuals, and making a digital filter pass this, without changing the signal component of a noise signal itself. Thus, the method which interpolates and filters between signals by $M-1$ data [zero] is called exaggerated sampling M times.

[0033] It is [as opposed to / when are explained in more detail and D/A conversion of the noise signal outputted from the noise generator 41 is carried out at the rate of the frequency f_s of the clock generation machine 44, without carrying out exaggerated sampling processing, as it is shown in drawing 2 / the fundamental component R of a noise signal] the image component I_1 with the nearest frequency. It generates focusing on a frequency f_s . Therefore, this image component I_1 The low pass filter for removing is needed.

[0034] Like the property F of drawing 2 , the treble cut off frequency f_a of this low pass filter is usually the image component I_1 , when maximum of a frequency f_s was set to f_{sm} , the band of the fundamental component R of a noise signal it is whose frequency at the f_{sm} time, and the treble cut off frequency f_a of a filter are set as $f_{sm}/2$, adjustable [of the frequency f_s] is carried out and the band of a fundamental component R is narrowed, since [of a frequency f_s] about $1/$ was set as 2 . A low pass filter will be passed.

[0035] On the other hand, when exaggerated sampling processing is performed M times to the noise signal outputted from the noise generator 41 like this operation gestalt, it is [as opposed to / as shown in drawing 2 / the fundamental component R of a noise signal] the image component I_2 with the nearest frequency. It generates focusing on frequency $M \cdot f_s$. Also after this has fixed the treble cut off frequency of the low pass filter 45 mentioned later, ranging from $f_a/2$ to $f_{sm}/2$, it can carry out adjustable [of the band of the fundamental component R of a noise signal] mostly by carrying out adjustable [of the frequency f_s].

[0036] Thus, the noise signal by which exaggerated sampling processing was carried out is changed into an analog signal by D/A converter 43. D/A converter 43 changes a noise signal into an analog signal synchronizing with clock signal C_v from the clock generation machine 44, and outputs it to a low pass filter 45.

[0037] The clock generation machine 44 carries out adjustable [of the frequency of clock signal C_v] according to the noise control signal from a control section 60 mentioned later, carries out adjustable [of the band of the fundamental component of a noise signal], and changes the wave of a noise signal.

[0038] The output signal of a low pass filter 45 is changed into a digital signal by A/D converter 46, and is outputted to the quadrature modulation machine 47 by it. In addition, A/D converter 46 performs digital conversion synchronizing with a clock signal C_k .

[0039] The quadrature modulation machine 47 modulates the digital signal by which reading appearance was carried out from the memory 36 of a delay circuit 35 with the digital noise signal outputted from A/D converter 46, and adds phasing fluctuation and a doppler shift.

[0040] The signal outputted from the quadrature modulation machine 47 is changed into an analog signal by D/A converter 50, and is inputted into an attenuation circuit 51.

[0041] An attenuation circuit 51 changes the magnitude of attenuation to the signal outputted

from the quadrature modulation machine 47 according to the attenuation control signal from a control section 60.

[0042] The signal outputted from each attenuation circuit 51 of the propagation path simulation circuits 32 and 33 is inputted and compounded by the synthetic circuit 52, and the composite signal is outputted to the wireless device 2 for assessment from output terminal 30b.

[0043] A control section 60 outputs the input signal when receiving moving [according to the fluctuation pattern set up beforehand, changed continuously the delay control signal, noise control signal, and attenuation control signal over the delay circuit 35, the phasing addition circuit 40, and attenuation circuit 51 of the propagation path simulation circuits 32 and 33, for example,] the electric wave from a base station, when the wireless device 2 for assessment is a mobile station, and the composite signal changed similarly to the wireless device 2.

[0044] Thus, delay processing of the phasing simulator 30 of an operation gestalt memorizes the Sadanobu Tokoro number changed into the digital signal by A/D converter 31 in order of the address in the memory 36 which can specify a write address and the read-out address independently, carries out adjustable [of the difference of the read-out address to a write address], and is carrying out adjustable [of the time delay of a signal] while it reads this one by one in the condition that there is an address difference.

[0045] For this reason, in case a time delay is changed, the exact time delay corresponding to the difference of the address can be given promptly.

[0046] Moreover, phasing attached processing of the phasing simulator 30 After carrying out exaggerated sampling processing of the noise signal of band immobilization to the fixed sampling rate outputted from the noise generator 41 by DSP Carry out D/A conversion, change into an analog signal, the low pass filter 45 of frequency immobilization removes an image component from this signal, and it inputs into the quadrature modulation machine 47. Phasing fluctuation and a doppler shift are given to the signal outputted from the delay circuit 35, adjustable [of the clock frequency to D/A converter 43] is carried out, adjustable [of the band of a noise signal] is carried out, and the amount of phasing fluctuation and the amount of doppler shifts are fluctuated.

[0047] For this reason, a noise signal with a high precision is acquired, phasing fluctuation and a doppler shift with a high precision can be given, moreover adjustable [of the band of a noise signal] can be carried out, without changing the program of DSP, and the hits of a signal do not occur.

[0048]

[The gestalt of other operations] Although the image frequency of the noise signal generated by performing exaggerated sampling processing to a noise signal at the time of D/A conversion was shifted to the high region side and the low pass filter of frequency immobilization had removed the image frequency in phasing attached processing of said operation gestalt The noise signal outputted from the noise generator 41 is changed into the noise signal of an analog with D/A converter 43 like the phasing addition circuit 70 shown in drawing 3 . You may make it a switched capacitor filter (for it to be hereafter described as SCF) 71 remove the image component contained in this noise signal.

[0049] In addition, the low pass filter (LPF) 72 prepared in the latter part of SCF71 is for removing a clock signal Cv component from the output of SCF71.

[0050] SCF71 is a band adjustable filter element which performs the band limit to an input signal with the cut-off frequency according to the frequency of clock signal Cv, and when it uses as a low pass filter, if the frequency of clock signal Cv becomes high, according to it, a treble cut off frequency will shift it to the higher one.

[0051] In a certain clock frequency therefore, like the property G of (a) of drawing 4 If the treble cut off frequency fb of SCF71 is set as the frequency slightly higher than the band of the fundamental component R of a noise signal As shown in (b) of drawing 4 , when it carries out adjustable [of the frequency of clock signal Cv], the treble cut off frequency fb of SCF71 also changes in the same direction. The amount of phasing fluctuation and the amount of doppler shifts can be changed without being able to remove the image component I of a noise signal, being able to pass the fundamental component R, and generating the hits to a signal.

[0052] In addition, although SCF71 is used as a band adjustable filter, if it can carry out adjustable [of the treble cut off frequency] according to the frequency of the clock signal of D/A converter 43, other band adjustable filters can also be used here.

[0053] Moreover, although this invention was applied to the phasing simulator of the two pass mold which has two propagation path simulation circuits with said operation gestalt, the phasing simulator and propagation path simulation circuit of 3 or more ***** can apply this invention also like the phasing simulator of only one one-pass mold.

[0054] Moreover, although it is made to perform attenuation processing directly with said operation gestalt to the signal which delay processing and phasing attached processing constituted For example, as shown in drawing 5 , exaggerated sampling processing of the noise signal outputted from the noise generator 41 is carried out by the exaggerated sampling circuit 42. You may constitute so that the noise signal by which exaggerated sampling processing was carried out may be inputted into the attenuation circuit 76 of a digital mold, attenuation processing may be performed and the signal which carried out attenuation processing may be changed into an analog signal with D/A converter 43.

[0055] In addition, when an attenuation circuit 76 is formed between a noise generator 41 and the exaggerated sampling circuit 42, an attenuation circuit will operate synchronizing with the clock of D/A converter 43, but like drawing 5 , when an attenuation circuit 76 is formed between the exaggerated sampling circuit 42 and D/A converter 43, attenuation control and adjustable control of the clock of D/A converter 43 can be performed independently, and attenuation processing can be performed without delay.

[0056] In addition, when an attenuation circuit is prepared in a phasing addition circuit like drawing 5 , the output of D/A converter 50 is compounded by the synthetic circuit 52, and it gives to the wireless device 2.

[0057]

[Effect of the Invention] As explained above, by the phasing simulator of claim 1 of this invention After carrying out exaggerated sampling processing of the digital noise signal outputted from the noise generator While modulating a Sadanobu Tokoro number with the noise signal which carried out D/A conversion, changed into the analog signal, removed the image component from this signal with the low pass filter of frequency immobilization, and removed this image component Adjustable [of the clock frequency to a D/A converter] was carried out, adjustable [of the band of a noise signal] was carried out, and phasing fluctuation and a doppler shift are given to the predetermined signal.

[0057] For this reason, phasing fluctuation and a doppler shift with a high precision can be given, moreover adjustable [of the band of a noise signal] can be carried out, without changing a program, and the hits of a signal do not occur.

[0058] moreover, by the phasing simulator of claim 3 of this invention Carry out D/A conversion of the digital noise signal outputted from the noise generator, and it changes into an analog signal. While modulating a Sadanobu Tokoro number with the noise signal which removed the image component from this signal with the band adjustable filter, and removed this image component Adjustable [of the clock frequency to a D/A converter] was carried out, adjustable [of the band of a noise signal] was carried out, and phasing fluctuation and a doppler shift are given to the predetermined signal.

[0059] For this reason, phasing fluctuation and a doppler shift with a high precision can be given, moreover adjustable [of the band of a noise signal] can be carried out, without changing a program, and the hits of a signal do not occur.

[0060] Moreover, by the phasing simulator of claim 5 of this invention, in the above-mentioned phasing simulator, the Sadanobu Tokoro number changed into the digital signal by the A/D converter is memorized in order of the address in the memory which can specify a write address and the read-out address independently, and while reading this one by one in the condition that there is an address difference, adjustable [of the difference of the read-out address to a write address] is carried out, and it is carrying out adjustable [of the time delay of a signal].

[0061] For this reason, while giving phasing fluctuation and a doppler shift with a high-precision, in case a time delay is changed, the exact time delay corresponding to an address difference can

be given promptly.

[Brief Description of the Drawings]

[Drawing 1] The block diagram showing the configuration of 1 operation gestalt of this invention

[Drawing 2] Drawing for explaining actuation of 1 operation gestalt

[Drawing 3] The block diagram showing the configuration of other operation gestalten of this invention

[Drawing 4] Drawing for explaining actuation of other operation gestalten

[Drawing 5] The block diagram showing the configuration of other operation gestalten of this invention

[Drawing 6] The block diagram showing the configuration of equipment conventionally

[Description of Notations]

30 Phasing Simulator

31 A/D Converter

32 33 Propagation path simulation circuit

35 Delay Circuit

36 Memory

37 Write-in Circuit

38 Read-out Circuit

40 Phasing Addition Circuit

41 Noise Generator

42 Exaggerated Sampling Circuit

43 D/A Converter

44 Clock Generation Machine

45 Low Pass Filter

46 A/D Converter

47 Quadrature Modulation Machine

50 D/A Converter

51 Attenuation Circuit

52 Synthetic Circuit

60 Control Section

[Translation done.]